

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963-A



NAVAL POSTGRADUATE SCHOOL Monterey, California



DTIC ELECTE JAN 2 1 1987

THESIS

THE APPLICATION OF BIT SLICE DESIGN TO DIGITAL IMAGE PROCESSING

bу

Morris Bennett Stewart II

September 1986

Thesis Advisor:

C.H. Lee

Approved for public release; distribution is unlimited.

		TON OF	

REPORT DOCUMENTATION PAGE								
18 REPORT SECURITY CLASSIFICATION UNCLASSIFIED	16. RESTRICTIVE MARKINGS							
2a SECURITY CLASSIFICATION AUTHORITY	3 DISTRIBUTION/AVAILABILITY OF REPORT							
26 DECLASSIFICATION / DOWNGRADING SCHEDUL	E	Approved is unlim	for public ited.	release	e; distribution			
4 PERFORMING ORGANIZATION REPORT NUMBER	R(S)	5 MONITORING ORGANIZATION REPORT NUMBER(S)						
6a. NAME OF PERFORMING ORGANIZATION	6b OFFICE SYMBOL (If applicable)	7a. NAME OF MONITORING ORGANIZATION						
Naval Postgraduate School	62	Naval Po	stgraduate	School				
6c ADDRESS (City, State, and ZIP Code)		7b. ADDRESS (Cit	y, State, and ZIP (Code)				
Monterey, California 93943-50	000	Monterey	, Californi	a 93943-	-5000			
Ba NAME OF FUNDING/SPONSORING ORGANIZATION	8b OFFICE SYMBOL (If applicable)	9 PROCUREMENT	INSTRUMENT ID	ENTIFICATIO	N NUMBER			
8c ADDRESS (City, State, and ZIP Code)		10 SOURCE OF F	UNDING NUMBER	S				
		PROGRAM ELEMENT NO	PROJECT NO	TASK NO	. WORK UNIT ACCESSION NO			
11 TITLE (Include Security Classification)		<u> </u>	<u> </u>	L				
THE APPLICATION OF BIT SLICE	DESIGN TO DIGIT	TAL IMAGE PR	OCESSING		i			
12 PERSONAL AUTHOR(S)								
Stewart, Morris B.	venen.	14 0475 05 8500	DT (Mana Adamah (See 1 10 10 10	ACC COUNT			
Master's Thesis FROM	14 DATE OF REPORT (Year, Month, Day) 15 PAGE COUNT 1986 September 129							
'6 SUPPLEMENTARY NOTATION								
17 COSATI CODES	18. SUBJECT TERMS (C	ontinue on reverse	if necessary and	identify by	block number)			
FIELD GROUP SUB-GROUP		Slice Evalu			ıl Image			
	Processing,	Execution S	peed, Micro	routine				
'3 ABSTRACT (Continue on reverse if necessary a	• •							
The digital image processing	requirements of	f today's in	dustry are	increasi	ng at			
an astounding rate. With the frequent data collection peri	taster satelli ods both spati	ite data tra	nsmission re	ites and	l more			
are becoming more prevalent.	Digital image	processing	algorithms i	nust be	precise and			
efficient to meet these needs	. This researd	ch project s	tudies the '	implemen	itation of			
an image smoothing algorithm firmware, i.e., using bit sli		on of custom	tailored h	ardware	and			
	Bit slice microprocessor design involves the configuration of very fast bit							
slice devices and the microprogramming necessary to command the hardware to perform								
a specific task. The result is a high-speed processor, but the price paid is the long and complex design time. Fixed instruction set microprocessor based design is								
more common but does not perm	it the same fle	exibility in	hardware c	onfigura	ition			
20 DISTRIBUTION/AVAILABILITY OF ABSTRACT		21 ABSTRACT SECURITY CLASSIFICATION UNCLASSIFIED						
Za SAME OF RESPONSIBLE INDIVIDUAL Prof. C.H. Lee	T DTIC USERS	226 TELEPHONE (1 (408) 64	nclude Area Code					
TIOTA CANA LCC		(400) 04	0-6130	62L	<u>.c</u>			

DD FORM 1473, 84 MAR


83 APR edition may be used until exhauster All other editions are obsolete SECURITY CLASSIFICATION OF THIS PAGE

19. or software coding. Hence, the design time is much shorter and less difficult.

The image smoothing algorithm was implemented using both bit slice and microprocessor based design. The bit slice design was performed on Advanced Micro Device's Am29203 Bit Slice Evaluation Board. The board is a 16 bit bit slice microprocessor that allows the user to create and evaluate bit slice microcode. The microprocessor based design was done on a Z-80 based microcomputer.

The bit slice design yielded a much faster system than that of the Z-80 design. The design time for the bit slice system was also much longer and much more complex than that for the Z-80 design. When making a decision as to which type of design to pursue, the dominating factor is usually the cost of the design, namely, the time and difficulty involved. In the case of digital image processing, however, the algorithms are used many times over and on huge data sets. Therefore, the extra time spent and the complexity involved in bit slice microprocessor design would be rewarded in the form of great savings in execution time when the system is put to use.





· Approved for public release; distribution is unlimited.

The Application of Bit Slice Design to Digital Image Processing

bу

Morris Bennett Stewart II Lieutenant(jg), United States Coast Guard B.S.E.E., U. S. Coast Guard Academy, May 1982

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL September 1986

Author:

Morris Bennett Ste

Approved by:

Chin-Hwa Lee, Thesis Advisor

miletell & Botton Mitchell L. Cotton, Second Reader

Harriett B. Rigas

Chairman, Department of Electrical

and Computer Engineering

John N. Duer

Dean of Science and Engineering

ABSTRACT

The digital image processing requirements of today's industry are increasing at an astounding rate. With the faster satellite data transmission rates and more frequent data collection periods, both spatial storage and processing speed problems are becoming more prevalent. Digital image processing algorithms must be precise and efficient to meet these needs. This research project studies the implementation of an image smoothing algorithm as a combination of custom tailored hardware and firmware, i.e., using bit slice design.

Bit slice microprocessor design involves the configuration of very fast bit slice devices and the microprogramming necessary to command the hardware to perform a specific task. The result is a high-speed processor, but the price paid is the long and complex design time. Fixed instruction set microprocessor based design is more common but does not permit the same flexibilty in hardware configuration or software coding. Hence, the design time is much shorter and less difficult.

The image smoothing algorithm was implemented using both bit slice and microprocessor based design. The bit slice design was performed on Advanced Micro Device's Am29203 Bit Slice Evaluation Board. The board is a 16 bit

bit slice microprocessor that allows the user to create and evaluate bit slice microcode. The microprocessor based design was done on a Z-80 based microcomputer.

The bit slice design yielded a much faster system than that of the Z-80 design. The design time for the bit slice system was also much longer and much more complex than that for the Z-80 design When making a decision as to which type of design to pursue, the dominating factor is usually the cost of the design, namely, the time and difficulty involved. In the case of digital image processing, however, the algorithms are used many times over and on huge data sets. Therefore, the extra time spent and the complexity involved in bit slice microprocessor design would be rewarded in the form of great savings in execution time when the system is put to use.

TABLE OF CONTENTS

I.	INT	RODUCTION	11
	A.	GENERAL BACKGROUND	11
	В.	APPROACHES	14
	c. '	BIT SLICE DESIGN CHARACTERISTICS	16
	ם.	DESCRIPTION OF THE BIT SLICE EVALUATION BOARD	19
	Ε.	INTRODUCTION TO IMAGE SMOOTHING	20
II.	FUNC	CTIONAL DESCRIPTION OF THE BIT SLICE	
	EVAI	LUATÍON BOARD	25
	A.	ARCHITECTURE	25
		1. The Computer Control Unit	28
		2. The Arithmetic Logic Unit	29
		3. The Macro Memory and Input/Output	30
	в.	MICROPROGRAMMING THE AM29203 EVALUATION BOARD	31
		1. Example 1	31
		2. Example 2	33
		3. Example 3	35
	С.	SUMMARY	35
III.	BIT	SLICE DEVELOPMENT OF THE IMAGE PROCESSING	
	ALG	DRITHM	38
	A.	THE ALGORITHM	38
	В.	THE MICROROUTINE	41
	С.	EXECUTION TIME	43
	n.	THE 512 X 512 ARRAY	51

IV.	MICROPROCESSOR DEVELOPMENT OF THE IMAGE PROCESSING	
	ALGORITHM	56
	A. THE CODE AND EXECUTION TIME	35
٧.	CONCLUSIONS AND RECOMMENDATIONS	30
	A. EVALUATION BOARD SHORTCOMINGS	50
	B. DISCUSSION OF BIT SLICE DESIGN	32
APP	PENDIX A: FORTRAN IMAGE SMOOTHING PROGRAM E	35
APP	PENDIX B: MICROCODE DOCUMENTATION FOR EXAMPLE 1 5	39
APF	X C: DOCUMENTATION FOR THE 5 X 5 MICROPOUTINE . T	7.7
	of References	26
BIE	RLIOGRAPHY	<u>-</u>
INI	TIAL DISTRIBUTION LIST	20

LIST OF TABLES

I.	APPROXIMATE DMA LIBRARY HOLD	JIN	165	·	•	•	•	•	•	•	•	•	12
II.	REGISTERS AVAILABLE			•									30
III.	PERMISSIBLE CLOCK PERIODS .												45
IV.	INSTRUCTION TIMING ANALYSIS												50

LIST OF FIGURES

1.	Neighborhood Averaging
2.	The Original Uncontaminated Image
з.	The Original Contaminated Image
4.	The Contaminated Image After Smoothing 2
5.	Evaluation Board Architecture
6.	Three Functional Areas
7.	Microinstruction Format
8.	Microcode for Example 1
9.	Am2910 Instruction Set
10.	Microword and Documentation for Example 2 39
11.	Microword and Documentation for Example 3 3
12.	Memory Organization for the 5 X 5 Array 40
13.	The 5 X 5 Microroutine
14.	Time Path Illustration with RAM as WCS 4
15.	Time Path Illustration after PROM Substitution
	for WCS RAM
16.	Time Path Illustration with Data RAM Access 4
17.	Memory Organization for the 512 X 512 Array 5
18.	The 512 X 512 Microroutine 5
19.	The Z-80 Assembly Language Routine 5
20.	Comparison of Execution Times

ACKNOWLEDGEMENTS

I wish to gratefully acknowledge my thesis advisor, Professor Chin-Hwa Lee, who provided invaluable assistance in the completion of this thesis.

I would also like to express my gratitude to Professor Mitchell L. Cotton for his time and assistance.

And further, much thanks to Alex Cannara of Advanced Micro Devices, Inc. for his suggestions and assistance in finding answers to some difficult questions.

I would finally like to thank the Defense Mapping Agency for the symposium they held in September, 1985. The conference both conveyed the magnitude of the problems at hand as well as the state of the research presently being pursued in response to those problems. It was this conference that inspired my interest in the area of digital image processing. Such an opportunity to gather and discuss the state of the art is rare for a student such as I and was greatly appreciated.

I. INTRODUCTION

A. GENERAL BACKGROUND

Although the application of digital image processing techniques can be found as far back as the 1920's, it wasn't until the 1960's and the advent of the thirdgeneration digital computer that this field received large scale interest. The digital computer offered both the speed and the storage facilities necessary to implement digital image processing algorithms on digital image data effectively. As the hardware technologies became more sophisticated, so did the many varied applications. Today, digital image processing techniques are being utilized in a wide range of professional arenas such as medical imaging, astronomy, astrophysics, cartography, as well as a myriad of military applications. The impact of this technology on industry has been received with strong enthusiasm, and new and more complex applications are being contrived every day. But some key concerns exist that need be overcome before such applications can become more than a vision, namely, the need for greater computational speed and mass storage facilities.

In the field of cartography, the Defense Mapping Agency has applied digital techniques with great success.

The Defense Mapping Agency is responsible for all

mapping, charting and geodesy resources and development for the Department of Defense components as well as many other governmental agencies. In fiscal 1985, the Defense Mapping Agency was scheduled to print more than 54 million copies of thousands of maps and charts, digitize 4.4 million square nautical miles of the Earth's surface, develop 11,000 strategic points and register more than 38,000 gravity measurements. Such an undertaking resulted in approximately 7 trillion pieces of data [Ref. 1]. Table I further depicts the enormous scale of the mass storage problem at hand.

TABLE I
APPROXIMATE DMA LIBRARY HOLDINGS
[Ref. 2]

	LVEL	•	
	Inventory	New	Acquisitions Per
			Year
Maps	1,000,000		50,000
Charts	50,000		15,000
Books, Periodicals	150,000		40,000
Geodetic Data	•		•
Control Points	16,000,000		22,500
Control Photos	400,000		12,000
Index Cards	90,000		1,500
Bathymetric Data	21,000		400
Geographic Names	•		
On Index Cards	4,500,000		150,000
On Magnetic Tape			,
Imagery-Cans	100,000		1,700
Digital Data	•		•
DTED Cells	71,000		1,500
DFAD Cells	8,900		1,600
VOD Cells	200		85

These resources, in digitized form, are used in a number of systems such as the cruise missile guidance system, the Navy's navigational systems, and aircraft simulation systems. New uses for such digitized data are being developed, but no easy answers are readily available to the digital data collection, storage and processing problems.

To this end, the Defense Mapping Agency has launched an extensive development program to create a truly automated mapping and charting system. The purpose of such a system is to streamline the production process which is presently a labor intensive procedure. The system must incorporate both large scale data base management as well as improved methods and equipment used in the automated feature analysis. Thus, the major thrust of the project is to address the computational speed and the mass storage problems previously mentioned.

To date, the Defense Mapping Agency has been able to maintain their production schedule, but only due to the limited automation already in place. Future need for both conventional and digitized products is predicted to be increasingly heavy. To meet that need, production time must be reduced to near real time, i.e., analysis must be done at the time that the data is recorded. This will require high speed applications of very efficient digital image processing algorithms.

Presently, for example, approximately 100 million operations are required in order to run an edge detection algorithm on a 1000 X 1000 pixel image. The generation of a symbolic description of this image may require as many as 100 billion such operations. [Ref. 3] Clearly, when the amount of data on hand to be processed is considered, the processing time becomes of paramount importance. The enhancement of computational speed will be the issue that this thesis will address.

B. APROACHES

Many hardware and software endeavors have been undertaken toward the enhancement of the computational speed dilemma associated with the processing of the large volumes of data in a digital image. Such processing, which includes image enhancement, restoration recognition, incorporates many sets of computationally complex algorithms that consume long CPU times when executed these large data arrays. Software on applications have included very efficient machine language programming as well as advanced database management techniques. Hardware ventures have resulted in non-Von Neumann-type architectures.

Such architectural approaches toward the reduction in the time necessary to process a digital image have led to the development of special-purpose computers. Two

examples of these special-purpose computers are the array processors and the image processors. Array processors, when selected for use in digital image processing, are fast general-purpose coprocessors that are coupled to a host computer and perform the computationally intensive routines associated with image processing. They enhance the performance of the host in numerical computing tasks and achieve this high performance through parallelism and/or pipelining. Image processors, on the other hand, are more narrowly defined and are for the purpose of executing image processing routines only. [Ref. 4] An example of such an image processor is the "raster-engine" which is optimized to operate on raster-based graphics data sets.

A third architectural alternative would be the use of a supercomputer. Certainly, the execution of such digital image processing algorithms on a supercomputer would drastically reduce the required processing time. For instance, Floating Point Systems, Inc. has engineered a massively parallel supercomputer which boasts 262 billion floating-point operations per second (flops) which is a hundredfold increase over the Cray 2 recently marketed by Cray Research, Inc.[Ref. 5] It is the cost of such a system which negates this alternative in most digital

image processing applications. The Cray 2 retails for \$17.6 million. Generally, most budgets in research would balk at this price tag.

As VHSIC technology approaches the fundamental limits on how small integrated circuit features can be, the research effort shifts to the study of architectural enhancements. Parallel and concurrent approaches are underway and many results from this research are already being utilized in the fields of image and signal processing.

This thesis will address the issues of implementing a specific fixed algorithm in the form of a combination of hardware and firmware for the purpose of high-speed processing. That is, the image will enter the input to this "black-box" and the processed image will exit, hopefully, in a period shorter than that achieved by a software algorithm alone. This study will utilize bit-slice hardware as the internals of this "black-box".

C. BIT-SLICE DESIGN CHARACTERISTICS

In the design of a system for the purpose of performing digital operations, the designer has three basic building blocks from which to select. They are (1) SSI/MSI logic; (2) 8 bit, 16 bit or 32 bit fixed

instruction set microprocessors; or (3) microprogrammable bit-slice devices. Many advantages and disadvantages exist for each choice.

Should the designer choose to use SSI/MSI hardwired logic, he will be able to design any architecture imaginable having any word length he chooses and a custom tailored instruction set. The design may also have very short machine cycles on the order of 100-200 ns. The disadvantages of an SSI/MSI approach are that such a design will consume much space, be very expensive, have a long design time and be very difficult to debug. the designer choose to use a fixed instruction set microprocessor, the design time would be much shorter, the cost much lower, would consume much less space and would be much easier to debug. The price for these advantages is having a fixed instruction set, limited clock cycles and word lengths of only 4, 8, 16 or 32 bits.

Clearly, the advantages and disadvantages of an SSI/MSI approach are opposite to those of traditional microprocessor design. Thus, a compromise between the two is in order and it is a bit-slice approach.

Bit-slice devices are generally used in applications which require long words, special instruction sets and high speed operations. One such application is image processing. As previously detailed, high speed operations are highly desirable in image processing. Special

instruction sets would aid in the programming of image processing algorithms thus increasing the operational speed even more. Bit-slice devices permit microprogramming which allows the firmware to be custom tailored to the architecture thereby getting the most done for each clock cycle, i.e., keeping each resource busy at all times. Bit slice devices can be configured to any word length in multiples of 4, and SSI/MSI can be used to patch in any extra bit paths as needed. This gives the designer the ability to configure the architecture to any word size which translates to any pixel gray-scale range. Therefore, bit-slice devices appear to be a good candidate for the internals of the "black-box".

This is by no means a new revelation. Bit-slice devices are currently being used to perform time consuming and repetitious operations in a number of applications. For example, in the Ramtek RM-9400 Graphic Display System, bit-slice devices are used to draw primitives such as alphanumerics, vectors, images, etc. into the refresh memory.

Bit-slice architectural design is very flexible as is the firmware written to accommodate both the applications as well as the hardware. This thesis project will use a fixed bit-slice hardware and study how the firmware can be developed to achieve high speed algorithm implementation.

D. DESCRIPTION OF THE BIT-SLICE EVALUATION BOARD

The fixed bit-slice architecture mentioned above will be the AM29203 Bit-Slice Evaluation Board. The board utilizes four AM29203 4-bit CPU slices thus giving it a 16 bit word length. The control word used in microprogramming is 48 bits in length. It is this control word that addresses each control line on the board and thereby coordinates all of the actions at each clock cycle. The board is a firmware evaluation tool and allows the user to become familiar with both the architectural details as well as the micro and the macro programming facilities available. Although the architecture is fixed, a reasonable study may still be accomplished through the evaluation of the firmware produced.

To this end, a straight forward image processing algorithm will be implemented on the board and the firmware written will demonstrate how this flexibility can be used to increase computational speed. To further emphasize the advantages, the same algorithm will be implemented using microprocessor design. A discussion will then follow to address the two results. The algorithm to be implemented will be a neighborhood averaging image smoothing routine.

E. INTRODUCTION TO IMAGE SMOOTHING

The purpose of image smoothing is to minimize effects of noise in the transmission channel or from poor digitization systems. Both spatial and frequency domain techniques exist to accomplish this task. In the frequency domain, this would be accomplished through the use of a low-pass filter. Spurious effects as well as the edge information exist in the high frequency part of the image. Thus, by low-pass filtering, these spurious effects are minimized, but the edge information is also altered. This causes blurring of the image. The spatial domain technique for smoothing is called neighborhood averaging. Neighborhood averaging averages those pixels closest to the point (x,y) and assigns that point the average as depicted in Figure 1. The following relation defines the process where S is the set of the coordinates of points in the neighborhood, but not including (x,y), and M is the total number of points in the set S.

$$g(x,y)=1/M \sum_{(n,m) \in S} f(m,n)$$

As a demonstration of this technique, the following experiment was performed. Using an EYECOM TV camera digitizer, a black cross on a white background was digitized and is displayed in Figure 2. The same image was then contaminated by noise and redigitized. This image is illustrated in Figure 3. The noisy image was

then smoothed by the fortran program listed under Appendix A which was executed on a VAX 11/780 under the VMS operating system. The smoothed image is illustrated in Figure 4. All illustrations were produced from a COMTAL image processor.

.....A.....B C D....

C=(A+B+D+E)/4

Figure 1 Neighborhood Averaging

The smoothed image displays much less noise than that of Figure 3, but it is also blurred as was to be expected. The image of Figure 4 was averaged a total of 7 times and took over 70 CPU minutes to complete on a VAX 11/780. Studying the program listed in Appendix A will show that some of the execution time was spent converting bytes to integers and then back to bytes in keeping with the COMTAL input format. The point is clear that such processing on a 512 X 512 pixel image (262.144 Kbytes) will take a great deal of CPU time.

It is this algorithm that will be implemented, on a much smaller data set, and then evaluated on the basis of speed enhancement.




Figure 2
The Original Uncontaminated Image




Figure 3
The Original Contaminated Image

Antonical kenetities surreceit areases




Figure 4
The Contaminated Image After Smoothing

II. FUNCTIONAL DESCRIPTION OF THE BIT SLICE EVALUATION BOARD

いくりょうかい 関うしょう いき 国内の教育のないない 国際のこうこうかな 関心できないのか

A. ARCHITECTURE

The Am29203 Bit Slice Evaluation Board actually consists of two subsystems: the evaluation board monitor software and the primary microprogrammable system. The monitor permits the user to interface to the evaluation board through the use of a terminal. In this study, emphasis is placed on the microprogrammable system's architecture and how that architecture is controlled through microprograms.

The Am29203 Evaluation Board is a fixed configuration 16-bit processor. This is accomplished through the use of four Am29203 4-bit CPU slices. A 32-bit processor could be constructed by using eight Am29203 slices demonstrating the flexibility allowed in design using a bit slice processor. The fixed architecture of the 16-bit processor is illustrated in Figure 5. This same illustration can be somewhat simplified and divided into three functional areas as shown in Figure 6. These three functional areas are the computer control unit (CCU), the arithmetic logic unit (ALU), and the memory and I/O section. Each of these




Figure 5
Evaluation Board Architecture

Žiosi i karooom popoopoji paanaa isaanopa inaanopa




Figure 6
Three Functional Areas

three functional areas will now be briefly discussed before the microprogramming of this processor is addressed.

1. The Computer Control Unit

The CCU is composed of an Am2910 sequencer which addresses 1024 words of 48-bits. These words exist in the writeable control store (WCS) RAM shown in Figure 6. These words comprise the microprogram, and the 48 bits that control each element of the 16-bit processor. The format and the utility of the 48 bit microinstruction will be discussed after the three functional areas are understood.

The pipeline register allows the microinstruction fetch to occur in parallel with the data operation. The pipeline register contains the microinstruction currently being executed. A portion of this microword instructs the Am2910 sequencer as to the address of the next microinstruction to be executed so that it is waiting at the input to the pipeline register for the next clock cycle. This has the effect of doubling the effective clock frequency.

The instruction register and the mapping PROM allow a macro-level instruction to be decoded and mapped to it's microroutine held in the WCS. Thus, an instruction set could be designed and placed into WCS.

The macro-level instructions which call these microroutines could then be used to write a macro-level program. This gives the user the ability to design his own instruction set.

This brief discussion of the CCU has demonstrated three characteristics of bit-slice design. Architectural design is flexible, architectural design allows for faster operation (pipelining), and the instruction sets are very changable rather than fixed as in microprocessor based design.

2. The Arithmetic Logic Unit

This functional area is composed of an Am29203 ALU and an Am2904 Status-and-Shift Control Unit. Figure 5 displays 4 Am2903 ALU's, but the evaluation board does employ the Am29203 ALU's. Both Figures 5 and 6 illustrate the uses of three buses. The A-bus allows the ALU output to address macro memory. The B-bus allows constants to be directly passed from the pipeline to the ALU. The Y-bus is the primary data bus for the 16-bit processor. Also, in each of the four Am29203 slices exists sixteen 4-bit registers. Since there are four Am29203 slices, there are actually sixteen 16-bit registers available to the user. Table II lists all the registers that exist within the 16-bit processor.

TABLE II REGISTERS AVAILABLE [Ref. 6]

Register	Description
0-F	Am29203 Sixteen General Purpose Registers
	(16 bits)
Q	Am29203 Q Register (16 bits)
I	Macroinstruction Register => IR (16 bits)
М	Am2904 Macro Status Register (4 bits -
	C,Z,N,OUR)
U	Am2904 Micro Status Register (4 bits -
	C, Z, N, OUR)
P	Am2910 Microprogram Counter (10 Bits)
R	Am2910 Register/Counter (10 bits)
S	Top Value On The Am2910 Internal Stack
	(10 hits)

3. The Macro Memory and Input/Output

The macro memory RAM allows for the storage of 1024 16-bit words which may be machine instructions, operands or data. Thus, addresses 0000(H) - 03FF(H) on the A-bus will select the RAM location for this purpose. Placing addresses greater than 03FF(H) on the A-bus selects either I/O within the monitor section of the board or resources not available on the board. These will not be discussed.

This has been a brief architectural introduction to the resources available on the Am29203 16-bit processor board. With this in mind, the 48 bit microword used to microprogram the board will be covered next.

B. MICROPROGRAMMING THE AM29203 EVALUATION BOARD

Figure 7 details each of the 48 bits which comprise a microinstruction. From this diagram alone it is very difficult to decipher exactly what this microword does. Only after a great amount of reading and long hours of experimentation can one hope to fully understand all of it's capabilities. Thus, a better idea would be to explain, by way of a few examples, how the 48-bit microinstruction would be written. In each of these examples, the few lines of code written will be documented in the manner recommended by the "user manual" to gain familiarity with the method.

1. Example 1

THE CONTROL OF THE PROPERTY OF

This example will deal with the microprogramming of the Am2910 sequencer alone. The exercise is to start at address 0000(H) with a continue instruction followed by an unconditional jump to control store location 0020(H). At address 0020(H) there is to be a continue instruction followed by a loop which executes five times. Following the loop, an unconditional subroutine call to 0200(H) will occur. At 0200(H) execute a return and jump to 0000(H) to start over again.

Figure 8 is the resulting microcode as it would appear in WCS RAM and performs the described exercise. Figure 9 details the Am2910 instruction set. These two




Figure 7 Microinstruction Format

figures along with the documentation in Appendix B illustrates how the Am2910 is microprogrammed and also the manner in which a microinstruction is written and documented.

2. Example 2

This example will show the use of the Am29203, i. e., the ALU. The exercise is to add the values in registers RO and R1 and to store the result back into register R1. Figure 10 is the documentation for this single microinstruction. Careful examination of this code along with Figure 7 illustrates the use of the ALU for this simple operation.

0000	FFFF	E4F9	FFFE	; CONTINUE
0001	FFFF	E4F9	C501	; JUMP ID 0020(H)
:	:	:	:	:
:	:	:	:	:
0020	FFFF	E4F9	FFFE	; CONTINUE
0021	FFFF	E4F9		; LDCI W/O4, CONTINUE
0022	FFFF	E4F9	CSS3	; REPEAT TILL CIR+O
0023	FFFF	E4F9	E003	;SUBR CALL IC 02007H3
0054	FFFF	E4F9	C001	;JUMP TO 0000(H)
:	:	;	:	:
:	:	:	:	:
0200	FFFF	E4F9	FFFA	RETURN ID CO24(H)

Figure 8
Microcode For Example 1

Am2910 MICROINSTRUCTION SET.

MEX			REG/ CNTR	FAIL CCEN + LOW see CC + HIGH		PASS CCEN = HIGH or CC = LOW		REG/	
	MNEMONIC	MAME	TENTS	Y	STACK	. ▼	STACK	CNTR	ENABLE
,	. ن	JUNIO ZERO	×	0	CLEAR		CLEAR	4010	. PL
1	ا کنگ ا	COND ISS PL	1 x	PC	HOLD	0	PUSH	~0.0	, PL
- 7	JMAP	JUSTP MAP	×	٥	HOLD	D	HOLD	HOLD	(MAP
3	طرع ا	COND JUMP PL	X	PC	HOLD	0	HOLD	₩ 0L3	• • •
4	PUSH	PUSH-COND LO CHTR	i x	PC	PUSH	PC	l PUSH	Note 1	PL
,	ISRP	COND JSB R/PL	x	R	PUSH	D	PUSH	MOCO	PL.
-	i cıv	ROTOSY SMUL CACO	×	PC	HOLD	0	HOLD	HOLD	VEC.
7	JAP	COND JUMP RIPL	×	R	HOLD	0	HOLD	HOLD	, P.
	1		-0	F	HOLD	•	HOLD	DEC	PL
•	RFCT	REPEAT LOOP CHTR + 0	-0	PC	POP	PC	POP	HOLD	PL
			-0	0	HOLD	0	HOLO	DEC	, Pt.
•	RPCT	REPEAT PL, CNTR = 0	-0	* C_	HOLD	PC	HOLD	HOLD	PL.
_ A	CRTY	COND STN	X	PC	MOLD	-	POP	HOLD	* [
•	C.PP	CONDIUMPPL & POP	1 1	PC	HOLD		POP	4010	P1,
ε	LOST	LD CHTR & CONTINUE	1 2	20	MOLD	PC	HOLD	1040	. •c
5	1000	TEST END LOOP	X	•	MOLD	PC	POP	# 010	
-) CONT	CONTINUE	i x	PC	MOLD	PC	₩0F3	H0:0	, 25
•	Twe		-0		MOLD	PC PC	POP	DEC	
•	1 100	THREE WAY BRANCH	- 0		202	PC	POP	40L0	. 26

Note: If COEN a LOW and CO a HIGH mold: also load, X a Don't Care

PIN FUNCTIONS.

Abbreviation	Name	Function
٥,	Direct Input Bit i	Direct input to register/counter and multiplexer, Dg is LSB
ŧ;	Instruction Bit i	Selects one-of-sixteen instructions for the Am2310
<u> </u>	Condition Code	Used as test criterion. Pass test is a LCW on CC.
CCEN	Condition Code Enable	Whenever the signal is HIGH CC is ignored and the part operations stronger CC were true (LOW).
CI	Carry-in	Low order carry input to incrementer for microprogram counts
AC2	Register Load	When LOW forces loading of register/counter regardless of instruction or condition
ठह	Output Enable	Three-state control of Y, outputs
CP.	Clock Pulse	Triggers all internal state changes at LOW-to-HIGH adge
Vcc	+5 Votts	
GNO	Ground	
٧,	Microprogram Address Bit i	Address to microprogram memory, Yo is LSB, Y11 is NISB
FULL	Full	Indicates that five items are on the stack
FL	Pipeline Address Enable	Can select #1 source (usually Pipeline Register) as direct input source
MAP	Map Address Enable	Can select #2 source fusually Mapping PROM or PLA1 as direct input source
VECT	Vector Address Enable	Can select =3 source (for example, Interrupt Starting Address) as direct inout source

Figure 9 Am2910 Instruction Set OPERATION: RO + R1 -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	E0562W9	REGSRC IEN OEY SOURCE DEST FUNCT	H#4	;reg. spec. by pipeline;enable Am29203;connect Y bus;sources are regs.;result to y & B-reg;add
31-30 29-24 23 22 21-20 19-16 15 14 13-12		CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	G#XX B#1 B#1 B#01 H#F B#1	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; command enable ; noop ; don't set breakpoint ; not used ; not used
11-8 7-4	REGSEL	RA RB	H#O H#1	; RA=RO ; RB=R1
3-0	0185WA	INSTR	H#E	;continue
RESULTI	NG MICROWOR	D: <u>0043</u>	<u> 3FDF</u>	<u>FO1E</u> (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RO and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R1. The Am2910 is instructed to execute the next sequential instruction.

Figure 10
Microword and Documentation for Example 2

3. Example 3

This example demonstrates the versatility of this processor. In one microcycle, the function 2*(R3+R4) shall be performed. Figure 11 documents this microinstruction and shows how all 48 bits of the microinstruction work together to produce the desired output.

C. SUMMARY

This concludes a very general overview of the architectural and the microprogrammable capabilities of the Am29203 16-bit processor evaluation board. Having done this, a somewhat larger application of this processor will now be examined.

OPERATION: 2*(R3 + R4) -> R4 with R3 & R4 specified by IR

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		8#0 8#0 Q#0 H#8	;reg. spec. by IR; enable Am29203; connect Y bus; sources are regs.; arith upshift of R4; add R3 + R4
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4		STAT/TST CEU CEM	G#20 B#1 B#0 B#10 H#2 B#1 X B#X H#X	<pre>;don't latch micro stat ;latch macro stat ;enable Am2SO4 shift ;upshift, zero fill ;don't set breakpoint ;not used ;not used ;specified by IR ;specified by IR</pre>

RESULTING MICROWORD: E083 10A2 FFFE (X=1)

CCMMENTS:

Bit: 45-47 declare the source registers to be specified by The destination register, the Instruction Register. RB=R4, is enabled to be arithmetically upshifted. is enabled and commanded to upshift the destination 4062mB register and zero fill. The registers, R3 and R4, are not specified in the pipeline in this case but instead are declared by the IR. Therefore, the contents of the IR should be 0034(H). R3 and R4 are added by the ALU and sent to R4. On their way to R4, they pass through the Am2904 and are upshifted one bit and then made ready for loading into R4 on the next rising clock edge. upshift is equivalent to the multiplication of the result by two.

Figure 11
Microword and Documentation for Example 3

III. <u>BIT SLICE DEVELOPMENT</u> OF THE IMAGE PROCESSING ALGORITHM

A. THE ALGORITHM

The larger application previously mentioned will be a neighborhood averaging algorithm as an image smoothing technique. This algorithm will be implemented on the 5 X 5 pixel data set of bytes representing the gray scale values of the associated pixels. The image smoothing operation is defined as follows:

$$g(x,y)=1/M\sum_{n,n} f(m,n)$$
 $(n,m) \in S$

where g(x,y) is the smoothed image, f(m,n) is the original image array and M and S are as defined in Chapter I.

Before any microprogramming can commence, some conventions must be established. The starting addresses of the original array and the smoothed array must be defined as well as how these arrays are stored in memory. The original array will be stored in macro memory starting at address OOOO(H). The computed smoothed array values will be stored into macro memory starting at address OOOO(H). The arrays will be stored in a row-wise manner, i.e., memory location OOOO(H) will hold pixel (1,4) of the original image.

Another issue that must be addressed is what to do about the border values. The border values do not have four neighbors and thus cannot be averaged by the given definition. Thus, it was decided to simply write these values into the smoothed image as they existed in the original image.

An alternative to this would be to consider an absent neighbor to have a value of zero and to perform the averaging as defined on all the pixels including the border values. This would produce inaccurate values along the border of the image. Each time the image is successively smoothed using such a scheme, another two rows and two columns will be contaminated by these errors. This creates a propagating error affecting more and more of the border information as the image is repetitively smoothed. For this reason, the border values were chosen to be simply copied from image to image. These values will not be averaged, but will still be the values of the original image thereby avoiding the propagating contamination mentioned.

Having defined these parameters, Figure 12 dragrams how the images will exist in memory as well as how the smoothed values will be determined.

A	В	С		E
F	G	H	I	J
K	L	M	Ν	0
P	Q	R	S	T
11	u	1.1	Y	V

A. Original Pixel Array

ADDRESS 0000	CONTENTS A	ADDRESS 0020	CONTENTS A
0001	В	0021	В
0002	. [0022	C
E000	<u>a</u>	E500	ם
0004	E	0024	E
0005	F	0025	F
0006	G	9500	(B+F+H+L)/4
0007	Н	0027	(C+G+I+M)/4
0008	I	0028	£7(N+C+H+D)
0009	J	. esoo	J
000A	K	A500	K
000B	L	002B	(G+K+M+Q)/4
0000	M	0026	(H+L+N+R)/4
0000	Ν	0020	(I+M+O+S)/4
000E	0	002E	0
OOOF	P	002F	P
0010		0030	(L+P+R+U)/4
0011	R	0031	(M+Q+S+W)/4
0012	S	0032	(N+R+T+X)/4
0013	T	0033	I
0014	U	PE00	U
0015	Ų	0035	Ų
0016	₩	0036	W
0017	Χ	0037	Χ
0018	Y	0038	Y

B. Original Pixel Image C. Smoothed Pixel Image Stored In Macro Memory Stored In Macro Memory

Figure 12 Memory Organization for the 5 X 5 Array

B. THE MICROPOUTINE

The microroutine of Figure 13 accomplishes the algorithm outlined in the previous section. This section will only briefly address the functional details of the microroutine while the complete and detailed documentation can be found in Appendix C.

The microroutine first initiates a nested loop where the inner loop reads the four neighbors from the original array, averages the four values and writes the average to the smoothed array. This inner loop executes three times filling addresses OO25(H)-OO28(H) (see Figure 12) of the smoothed array the first time through. The outer loop incriments register one (R1) and register two (R2), which hold the original array addresses and the smoothed array addresses respectively, and executes the inner loop three times computing the nine averages shown in Figure 12. The remainder of the routine reads the border values from the original array and writes them to the smoothed array.

The registers hold the addresses from which data is read and stored as well as the values by which these registers must be incrimented and decrimented in order to complete the algorithm. Register eight (R8) is the only register that does not hold such information. It holds the outer loop counter which is decrimented and tested for zero with each passing. The inner loop counter is held within the Am2910 sequencer and can be used in all looping

```
FFFF 3FFF CC24
084F 3FD3 F14E
0043 3FDF F01E
                                            ; PUSH ADD. ON STACK, LD CTR W/OZ
0100
         LCCP1:
                                            MEMORY -> RY
0101
                                            R1+4 -> R1
0103
                            3F03 F13E
                                            : MEMORY -> R3
                     CB4F
                     3F0F F34E
0043 3F0F F21E
0104
                                            R3+R4 -> R4
                                            ;R1+2 -> R1
:MEMORY -> R3
0105
                     084F 3F03 F13E
0043 3F0F F34E
0043 3F0F F01E
084F 3F03 F13E
0105
0107
                                            :R3+R4 -> R4
:R1+4 -> R1
0108
0109
                                            : MEMORY -> R3
0109
                     OO43 3FDF F34E
                                            PR <- PR+ER;
                                            ;LOGICAL SHIFT RIGHT RY;LOGICAL SHIFT RIGHT RY;RY -> MEMORY;R1-0 -> R1
                     0014 3FE0 FF4E
0014 3FE0 FF4E
00C4 3FD4 F74E
010B
0100
0100
                     0041 3FCF F61E
0044 7FFF FF7E
DICE
                                            ;R7+1 -> R7
010F
0110
                     FFFF 3FFF FFF8
                                            (3X)
                     0043 3FDF F21E
0043 3FDF F27E
                                            ;R1+2 -> R1
;R7+2 -> R7
0111
0112
                                            ;R9-1 -> R8, LATCH MICROSTATREG
;IF >0, Jump TC LOOP1 (3X)
0113
                     0030 507F FF8E
0114
                     FFFF 0409 0003
                                            ; IF >0, JUMP TO LOOP1 (3X)
;R7-14 -> R7
;R1-0F -> R1
;PUSH AOD. ON STACK, LD CTR W/OS
;MEMORY -> R4
;R4 -> MEMORY
;R1+1 -> R1
;R7+1 -> R7
0115
                     0041 3FDF F57E
                    0041 3FCF F91E
FFFF 3FFF C054
0115
                            3FFF COSY
         LOOP2:
0117
                     084F 3FD3 F14E
00C4 3FD4 F74E
0044 7FFF FF1E
0118
0119
0118
0118
                     0044 7FFF FF7E
                     FFFF 3FFF FFF8
                                            ;LOOPE (6%)
;LOAD IR W/ADDRESS OF RB
0110
                     FSC4 3FD2 FF8E
0113
                                            LCAD RB W/OZ
011E
                     E544 3FD5 FC2E
                                            ;R1+3 -> R1
;R7+3 -> R7
0115
         LOOP3:
                     0043 3FDF FALE
0120
                     0043 3FDF FA7E
0121
         LOOP4:
                            3FFF CO14
                                            PUSH ADD. ON STACK, LD CTR W/OL
0122
                     084F 3F03 F14E
                                            : MEMORY -> R4
                     00C4 3FD4 F74E
0044 7FFF FF1E
0044 7FFF FF7E
                                            ;R4 -> MEMORY
;R1+1 -> R1
;R7+1 -> R7
0123
0124
0125
                                            ;LOGP4 (2X)
;R8-1 -> R8, LATCH MICROSTATREG
                     FFFF 3FFF FFFB
0125
0127
                     0030 507F FFBE
                                            ; RB-1 -> RB, LATCH MICRUSTATRES
; IF >0, JUMP TO LOOPS (2X)
; R1+3 -> R1
; R7+3 -> R7
; PUSH ADD. ON STACK, LD CTR W/OS
0128
                     FFFF 0409 01F3
0129
                     0043 3FDF FA1E
                     0043 3FDF FA7E
FFFF 3FFF COS4
012A
8510
         LCOP5:
0120
                     084F 3FD3 F14E
                                            : MEMORY -> R4
0120
                     00C4 3FD4 F74E
                                            RY -> MEMORY
                     0044 7FFF FF1E
0044 7FFF FF7E
FFFF 3FFF FFF8
                                            :R1+1 -> R1
:R7+1 -> R7
0125
012F
                                            (LOOPS (6X)
0130
                     FFFF FFFF 7FFF
                                            ; SET BREAKPOINT
0131
ORIGINAL ARRAY ADDRESS:
                                   0000-0018
AVERAGED APPAY ADDRESS:
                                   0020-0038
                               RO-0004; incriment value
INITIALIZE REGISTERS:
                                 R1-0001; address of first neighbor read
                                 R2-0002; incriment value
                                 R6-0008; decriment value
                                 R7-0026; address first avg. stored
                                 R5-0014; decriment value
                                 R9-000F; decriment value
                                 R8-0003; outer loop 1 counter (3X)
                                 RA=0003; incriment value
```

Figure 13
The 5 X 5 Microroutine

cases, but there is only one such counter on the chip. Thus, for nested loops, a separate register must be used, RB in this case.

This is only a rough overview of the process that the microroutine performs. Attention is called to Appendix C for a much more detailed explanation of the microprogramming accomplished. This documentation details how each control line is coded to execute the desired function. Comments follow each microinstruction's decomposition to further explain what the instruction does and how that effects the routine as a whole.

C. EXECUTION TIME

In the design of a sequential processor based system, a full timing analysis must be performed for each allowable path through the system. The longest path is then used to determine the minimum clock period permissible for that design. A few alternatives exist to attempt to shorten that clock period. First, the longest path may be studied and perhaps shortened thereby allowing a shorter clock period to be assigned. The second alternative is to replace some of the system's 'components with faster devices also shortening the longest path. The third alternative is to use a variable clock period generator that lengthens the clock period only on those instructions necessary and reducing the clock period for

the others. This would yield an average clock period shorter than had the longest path been used as the only constraining factor on the clock period.

In order to address the execution time of the microroutine of Figure 13, both the clock period as well as the total number of microinstructions performed must be known. Careful examination of the routine shows that it performs a total of 275 microinstructions. The clock period requires a little more detailed study.

The Am29203 Evaluation Board utilizes the variable period clock generator discussed above but does not allow it to be microprogrammed, i. e., the period cannot be altered through the microword. The Am2925 clock generator and microcycle length controller permits the selection of eight different clock periods by coding pins L1, L2 and L3. These three control lines would have to be added to each microword thereby yielding a S1 bit microinstruction. The Am29203 Evaluation Board hardwires pin L2 high and pins L1 and L3 low. The crystal is configured to operate with a clock period of S1 ns or a frequency of 19.6 MHz. Table III illustrates the eight various clock periods permissible using this crystal configuration.

Therefore, from Table III, the Am29203 Evaluation Board is fixed to operate at approximately 2.45 MHz or with a clock period of 408 ns. The board does not allow this period to be varied.


TABLE III
PERMISSIBLE CLOCK PERIODS

L1	L2	L3	Clock Period (P=51 ns)
0	0	0	3P (153 ns)	
0	0	1	4P (204 ns)	
0	1	0	BP (408 ns)	
0	1	1	7P (357 ns)	
1	0	0	10P (510 ns)	
1	0	1	5P (255 ns)	
1	1	0	9P (459 ns)	
1	1	1	6P (306 ns)	

The microroutine of Figure 13 performs 275 microinstructions, each taking 408 ns, yielding an execution time of 112.2 microseconds. As previously mentioned, there are some alternatives to study in order to reduce this execution time. The paths are fixed by the microroutine, but improvements can be made in both the speed of the devices used as well as varying the period of the clock generator.

Every instruction executed on the Evaluation Board must either be found in macro memory or in writeable control store (WCS). In either case, or path, a read from RAM is required. This read consumes 300 ns of execution time for the Am91L24. Reading from RAM is always a costly operation and in this case, is the most costly on the board. For instance, in order to add two registers using the ALU and perform a simple "continue" operation with the sequencer, the timing path is as shown in Figure 14.

coccee pessens witness. Actions arrange



AM2910 Time Path

Clock-To-Output of After CP, time before the

Pipeline (AM2515374) instruction leaves the pipeline

register. (28 ns)

Time AM2910 takes to decipher the I-To-Y of AM2910

instruction received and to output next instruction address to WCS

(35 ns)

Address-To-Output Time AM9124C takes to output next

OF WCS (AMS1L24C) instruction to the pipeline.

(300 ns)

Set Up On Pipeline : Time to set up next instruction on

(PTE2125MA) the input to the pipeline

register. (20 ns)

AM29203 Time Path

المراجعة المحدوديا إمامهما المعاددة المراجدة

Clock-To-Sutput Of After CP, time before the

Pipeline (AM2515374) instruction leaves the pipeline

register. (28 ns)

Address-To-Output Of : Time needed to decode received Command ROM (AM27S19)

command into ALU control codes.

(35 ns)

Enable-To-Output Of Time ALU codes need to reach the

Control Gates(AM2959) ALU. (15 ns)

DB-To-Y OF ALU Time ALU needs to execute the

function. (58 ns) (E0585MA)

Set Up Y On Result Time that result must set up on Y-Register (AM29203) bus for loading into the register

at the rising clock edge. (17 ns)


Figure 14 Time Path Illustration with RAM as WCS

Since RAM must be addressed for each instruction, this is the constraining factor in determining the clock period. I can only assume that this is why the board is fixed to run with a constant clock period. There is no reason to vary the clock period when each instruction requires this 300 ns overhead. All instructions will take very nearly 400 ns regardless of there complexity.

In order to speed up the routine at hand, that RAM in wCS will have to be removed. The ALU is idle for 238 ns while the sequencer is determining the next instruction to be executed. This is a wasteful use of the resources.

Since the microroutine is fixed and there is no reason to update it, it can be written to a fast PROM. The WCS RAM can then be replaced with this PROM. Such PROM's can have address-to-output times as fast as 35 ns. With such an improvement, the same timing path previously detailed could be reduced to 118 ns which is a 69% reduction. The idle time is now only 27 ns, down from 238 ns. The resources, the ALU and the sequencer, are both being used more efficiently after this change is made. Figure 15 illustrates this reduction in the timing path.

The microrcutine still reads data from the original array and stores the averaged data to the smoothed array and both reside in RAM. Therefore, the timing path for these operations will still exceed 300 ns. Figure 16 illustrates the timing path for a memory read and data



AM2910 Time Path

Clock-To-Output of After CP, time before the

Pipeline (AM2515374) instruction leaves the pipeline

register. (28 ns)

I-Tc-Y of AM2910 Time AM2910 takes to decipher the

instruction received and to output next instruction address to WCS

(35 ns)

Address-To-Output Time AM27S19 takes to output next

Of PROM (AM27519) instruction to the pipeline.

(35 ns)

Set Up On Pipeline : Time to set up next instruction on

(AM25LS374) the input to the pipeline

register. (20 ns)

AM29203 Time Path

Clock-To-Output Of After CP, time before the

Pipeline (AM2515374) instruction leaves the pipeline

register. (28 ns)

Address-To-Output Of : Time needed to decode received Command ROM (AM27S19) command into ALU control codes.

(35 ns)

Enable-To-Output Of : Time ALU codes need to reach the

Control Gates(AM2959) ALU. (15 ns)


DB-To-Y OF ALU Time ALU needs to execute the :

(E0SPSMA) function. (58 ns)

Set Up Y On Result Time that result must set up on Y-Register (AM29203) bus for loading into the register

at the rising clock edge. (17 ns)

Figure 15 Time Path Illustration after PROM Substitution for WCS RAM



AM2910 Time Path

See Figure XX for a detailed explanation of this path.

AM29203 Time Pa	מלו	t
-----------------	-----	---

Clock-To-Output Of : After CP, time before the

Pipeline (AM251S374) instruction leaves the pipeline

register. (28 ns)

A-B MUX Select To : Time needed by MUX to set R4 to Output (AM75LS1S3) receive data from memory and to

receive data from memory and to set R7 as the address of the data.

(38 ns)

Address-To-DA : Time to place memory address on

(AM29203) A-bus from the ALU. (30 ns)

Memory-To-Y-bus : Time after address is received by (AM91L24) RAM and data is output to the Y-

bus. (280 ns)

Set Up Of Data On : Time that data must set up on R4 Register (AM91L24) for loading on the rising edge of

the next clock pulse. (17 ns)

Figure 16
Time Path Illustration with
Data RAM Access

load into R4 yielding an execution time of 393 ns. With the replacement of the WCS RAM with the PROM, no longer are all instructions in need of the extra 300 ns. This is where the application of the variable period clock generator will be most handy. For those instructions not addressing RAM, a much shorter clock period can be used than for those instructions addressing RAM. The only cost for varying the clock period will be to add 3 bits to the microword lengthening it to 51 bits. Therefore, the PROM which replaced the WCS RAM will need to be at least 51 bits wide. Considerable savings will be realized in execution time since the routine executes only 77 such RAM operations and 198 of the shorter operations. Table IV illustrates the instruction time analysis.

TABLE IV
INSTRUCTION TIMING ANALYSIS

Instruction Type	Read/Write To RAM	No Read/Write To Ram		
Execution Time	383 ns	118 ns		
Percentage Of Instruction Stream	28%	72%		
19.6 MHz P=51 ns	8P (408 ns)	3P (153 ns)		

The average microcycle time of the variable clock cycle generator with the WCS RAM replaced by the PROM is calculated as follows:

 $(0.28 \times 408) + (0.72 \times 153) = 224.4 \text{ ns}$

This is a 45% increase in system performance simply by replacing the WCS RAM with a fast PROM and increasing the microword bit length to incorporate two kinds of clock periods rather than the single clock period of 408 ns. In fact, close inspection of Table III shows that to code the clock generator to run at 3P and 8P only requires the switching of pin L2 with pins L1 and L3 tied to ground. This means that the microword only needs to be lengthened to 49 bits rather than the 51 bits mentioned earlier. Further timing analysis could reveal more then two distinctly different time paths and thus enable the coding of the clock generator to further reduce the average clock period.

After these improvements, the microroutine will execute in 61.71 microseconds, down from 112.2 microseconds.

D. THE 512 X 512 ARRAY

Maving defined the algorithm and the microrcutine for a small 5×5 array, their application to a more realistic digital image data array will now be discussed.

If a 512 X 512 image data array is to be smoothed, both the architecture as well as the microroutine will have to be modified. A 512 X 512 pixel array alone would reside in 264.144 kilobytes of memory assuming that 256 gray scales are to be used thus enabling the gray scale

data to be represented by a byte. There must also be the same amount of memory available to store the smoothed array. In order to address the total \$24,288 kilobytes of memory proposed, the address bus to macro memory must be 20 bits wide. Since registers hold memory locations and these memory addresses are incrimented and decrimented by the ALU, the registers as well as the data bus must be 20 bits wide. The macro memory address bus, registers and data bus are presently only 16 bits wide. The addition of one Am29203 4-bit ALU slice and additional wiring onto the data and address buses would accomplish this. Since sixteen 4 bit registers reside in each Am29203, the addition of one yields sixteen 20 bit registers as needed.

The microroutine itself needs little changing except for the address incriment and decriment values. Figure 17 illustrates what values would need to be changed for the routine to operate on a 512×512 pixel array and Figure 18 is the updated microroutine that would operate on a 512×512 array.

This updated microroutine has neither been documented nor has it been tested. The routine's looping parameters have only been changed. The operations are identical and the average microcycle time should be the same as that for the 5×5 array.

A. Original 512 X 512 Pixel Array

ADDRESS 00000 00001	CONTENTS (1,1) (1,2)	ADDRESS 40000 40001	CONTENTS (1,1) (1,2)
:	:	:	;
001FF	(1,512)	401FF	(1,512)
00200	(2,1)	40500	(2,1)
00201	(2,2)	40201	(1,2)+(2,1)+(2,3)+(3,2)/4
00202	(2,3)	40202	(1,3)+(2,2)+(2,4)+(3,3)/4
:	:	. :	:
003FF	(2,512)	403FF	(2,512)
00400	(3,1)	40400	(3,1)
00401	(3,2)	40401	(2,2)+(3,1)+(3,3)+(4,2)/4
:	:	:	:
:	:	:	:
:	:	:	:
3FFFF	(512, 512)	7FFFF	(512,512)

B. Original 512 X 512 C. Smoothed 512 X 512 Pixel Image Stored In Macro Memory In Macro Memory

Figure 17 Memory Organization for the 512 X 512 Array

```
LOOP1: 0 FFFF 3FFF 0F40
1 084F 3F03 F145
                                                 ; PUSH ADD. ON STACK, LD GTR W/1FD ; MEMORY -> R4 ; R1+S11 -> R1
 0100
 0101
 0102
                      0 0043 3FDF F01E
 0103
                      1 C84F 3F03 F13E
                                                  :MEMORY -> R3
                                                  R3+R4 -> R4
R1+2 -> R1
 0104
                      0 0043 3FDF F34E
                      0 0043 3FDF F215
1 FD3 F135
 0105
                                                  | R1+2 -> R1
| MEMORY -> R3
| R3+R4 -> R4
| R1+511 -> R1
| MEMORY -> R3
 0106
 0107
                      0 0043 3FDF F34E
                      0 0043 3FDF F01E
1 084F 3FD3 F13E
 0108
 0103
                                                  | HEMORY -> R3
| R3+R4 -> R4
| LOGICAL SHIFT RIGHT R4
| LOGICAL SHIFT RIGHT R4
| R4 -> HEMORY
| R1-3FE -> R1
| R7+1 -> R7
| LOOP1 (3X)
| R1+2 -> R7
                     0 0043 3FDF F34E
0 0014 3FE0 FF4E
0 0014 3FE0 FF4E
1 0004 3FD4 F74E
 Olca
 0108
 010C
010D
 DIGE
                      0 0041 3FDF F612
0 0044 7FFF FF7E
 CLOF
                      O FFFF 3FFF FFF8
 0110
 0111
                      0 0043 3FDF F21E
 0112
                      0 0043 3FDF F27E
                                                  R7+2 -> R7
                      0 0030 507F FF8E
0 FFFF 0409 0003
0 0041 3F0F F57E
                                                  R8-1 -> R8, LATCH MICROSTATRES
 0113
                                                  ;IF >0, JUMP TO LOOP1 (3X)
;R7-3FE00 -> R7
;R1-3FE00 -> R1
 0114
          0 0041 3FDF F91E
LOOP2: 0 FFFF 3FFF E014
 0117
                                                  PUSH ADD. ON STACK, LD CTR W. 201
 0118
                      1 CB4F 3FD3 F14E
                                                  PR <- YROM3M;
                                                 ;R4 -> MEMORY
;R1+1 -> R1
;R7+1 -> R7
 0119
                      1 00C4 3FD4 F74E
 011A
                      0 0044 7FFF FF1E
0 0044 7FFF FF7E
 0119
                                                 LOOPS (6X)
LOAD IR W/ADDRESS OF RB
LOAD RB W/1FD
                      O FFFF 3FFF FFF8
 0110
                      O FSC4 3FD2 FF8E
011E
                      O ESYY 3FDS DFDE
                                                 :RI+1FE -> RI
:RI+1FE -> RI
:R7+1FE -> R7
:PUSH ADD. ON STACK, LD CTR W/O1
:MEMORY -> R4
:R4 -> MEMORY
          L00P3: 0 0043 3FDF FAIE
011F
0120
          0 0043 3FDF FA7E
LOOP4: 0 FFFF 3FFF CO14
1510
0122
                      1 084F 3FD3 F14E
0123
                      1 00C4 3FD4 F74E
0124
                      0 0044 7FFF FF1E
                                                  R1+1 -> R1
                     O OO44 7FFF FF7E
O FFFF 3FFF FFF8
0125
                                                  (R7+1 -> R7
0126
                                                  (XS) P9001;
                                                 ;RB-1 -> RB, LATCH MICROSTATREG;
;FF >0, JUMP TO LOOP3 (2X)
;R1+1FE -> R1
;R7+1FE -> R7
0127
                      0 0030 507F FFRE
0129
                      O FFFF 0409 01F3
0129
                      0 0043 3FDF FALE
012A
                      0 0043 3FDF FA7E
                                                  :PUSH ADD. ON STACK, LD CTR W:201
:MEMORY -> RY
          LOOPS: O FFFF 3FFF EO14
0129
                     O FFFF 3FFF E014

1 084F 3F03 F14E

1 00C4 3FD4 F74E

0 0044 7FFF FF1E

0 0044 7FFF FF75

0 FFFF 3FFF FFF8

0 FFFF FFFF 7FFF
0120
                                                  R4 -> MEMORY
0120
                                                  :R1+1 -> R1
3510
012F
                                                 ;R7+1 -> R7
0130
                                                  :LOOPS (6X)
0131
                                                  SET BREAKPOINT
ORIGINAL ARRAY ADDRESS:
AVERAGED ARRAY ADDRESS:
                                      000C0-3FFFF
                                       40000-7FFFF
INITIALIZE REGISTERS:
                                   RO-OOIFF; incriment value
                                    R1-00001; address of first neighbor read
                                   R2-00002; incriment value
                                   R6-003FE; decriment value
                                   R7=40201; address first avg. stored
                                   RS-3FE00; decriment value R9-3FC00; decriment value
                                    R8-001FE; puter loop 1 counter (510X)
                                   RA-001FE; incriment value
```

Figure 18
The 512 X 512 Microroutine

The microroutine of Figure 18 performs 4,438,056 microinstructions. Assuming that the routine resides on PROM and that the clock generator is varied as the routine shows, the average microcycle time of 224.4 ns found in the 5 X 5 case should hold true in this case. Therefore, the execution time of this routine should be approximately one second.

IV. MICROPROCESSOR DEVELOPMENT OF THE IMAGE PROCESSING ALGORITHM

A. THE CODE AND EXECUTION TIME

For comparative purposes, the same 5 X 5 data array averaging algorithm previously developed is implemented using a 2-80 microprocessor. Architectural and instruction set constraints are discussed and compared to those of bit slice development within the context of execution speed.

The assembly language routine is displayed in Figure 19. This algorithm is identical in operation to the bit slice routine.

In order to address the execution time of the routine of Figure 19, the clock period and the number of microinstructions performed must be known. These microinstructions are called T states. Since the Z-80 cannot be microprogrammed by the user, each assembly level instruction must be fetched from memory, decoded and then executed. A fetch will require three microcycles (I states) to retreive the instruction from memory and to load it into the instruction register. The decode phase will require one I state to decode the assembly level instruction into it's microroutine's starting address. The microroutine is then executed to it's completion.

0279 0297 0278 0291 0200 0204	DD 21 0279 FD 21 0297	AMAI BMAI AAMAI BBMAI	ORG EQU EQU EQU EQU LD	OZOOK ENDADD+1 ENDADD ENDADD+25 IX,AMAT IY,BMAT
0208 020A 020C 020E 0211 0217 021A 021C 021C 021E 0221 0223 0225	OE 03 05 03 3E 00 DD 86 00 DD 86 05 DD 86 06 DD 86 0A CB 3F CB 3F FD 77 00 DD 23 FD 23 OS	LOOP1: LOOP2:	LD LD LD ADD ADD ADD SRL SRL LD INC INC	C,3 B,3 A,0 A,(IX+0) A,(IX+4) A,(IX+6) A,(IX+10) A G (IY+0),A IX IY B
0235 0236 0236 0236 0230 0231	20 E4 DD 23 DD 23 FD 23 FD 23 OD 20 20 D7		JR INC INC INC INC DEC JR	NZ,LOOPZ IX IX IY IY C NZ,LOOP1
0233 0237 0238 0230 0240 0243 0245 0247	DD 21 0278 FD 21 0291 OE 06 DD 7E 00 FD 77 00 DD 23 FD 23 OD 00	LOOP3:	LD LD LD INC INC DEC	IX, AAMAI IY, BBMAT C, 6 A, (IX+O) (IY+O), A IX IY
0248 0248 0240 0246 0251 0253	20 f3 11 0003 0E 02 DD 19 FD 19 06 02	LOOP4:	JR LD LD ADD ADD LD	NZ,LOOP3 DE,3 C,2 IX,DE IY,DE B,2
0255 0258 0258 0250 025F 0260	DD 7E 00 FD 77 00 DD 23 FD 23 OS 20 F3	LOOPS:	LD LD INC INC DEC JR	A,(IX+O) (IY+O),A IX IY B NZ,LOOPS
0262 0263 0265 0267 0269 0268 0268	OD 20 EA DD 19 FD 19 OE 06 DD 7E OO FD 77 OO	LOOPS:	DEC JR ADD ADD LD LD LD	C NZ,LOOPY IX,DE IY,DE C,6 A,(IX+O) (IY+O),A
0271 0273 0275 0276 0278	DD 23 FD 23 OD 20 F3	ENDADD:	INC INC DEC JR END	IX IY C NZ,LOOP6

Figure 19
The Z-80 Assembly Language Routine

It appears that for each assembly level instruction performed, there is a four microcycle overhead before execution can begin. This is not always true. In some, but not all, cases, the fetch of the next instruction can occur while the current instruction is executing. This fetch-execute overlap can save two microcycles per instruction if the buses or facilities are available without conflict. The control unit knows whether an overlap is possible. For comparitive purposes, a worst case analysis will be used, i.e., it is assumed that no fetch-execute overlaps will occur. With this assumption being made, the routine of Figure 19 executes 2505 microcycles. Using a 2 MHz clock, the Z-80's microcycle is 500 ns long. The routine then executes in 1.2525 milliseconds. This can be compared to the execution time of 61.71 microseconds in the bit slice case. Therefore, the Z-80 routine executes 20 times slower than the bit slice routine.

This comparison is made having assumed a worst case execution time for the Z-80. Another consideration is that the bit slice processor uses a 16 bit data bus while the Z-80 uses only an 8 bit bus. Nevertheless, as many as 4 microcycles are being wasted in fetching and decoding the instruction prior to execution. The price paid to

avoid this fetch/decode overhead in the bit slice case is coding complexity. Assembly language allows the programmer to take a much higher level look at the instructions he wishes to perform while the microinstruction programmer is burdened with coding each control line and being careful not to access resources already in use. In many cases, the shortened programming time is well worth the loss in architectural and instructional flexibility.

For the 5 X S case, the Z-80 internal registers, 8 or 16 bits wide, and data bus widths, 8 bits, were adequate. Expansion to the 20 bit registers and 20 bit data bus widths needed for the 512 X 512 data array averaging would not be possible. Even the use of a 16 bit microprocessor would not be wide enough. This deficiency would have to be handled through the writing of a more complex software routine which would allow register constants to be held in more than one noncontiguous register. This more complex routine would require even more time to execute, while in the bit slice case, architectural changes could be accomposated. The same routine could be used as long as the register values are updated to match the size of the array being averaged.

V. CONCLUSIONS AND RECOMMENDATIONS

A. EVALUATION BOARD SHORTCOMINGS

The Am29203 bit slice evaluation board has proved to be a very instructive tool. It allows the user to study the characteristics of bit slice microprocessor design. Although the hardware is fixed, the user must come to understand the interrelationships of the various bit slice devices before any microprogramming can begin. In doing so, it becomes evident that such architecture is adaptable to a variety of applications. Bus widths are flexible and the instructions sets can be readily adapted to such changes in the architecture.

The availability of a variable period clock generator on the board is a nice feature but it is fixed to run at a constant frequency. This hardwiring of the clock generator is understandable considering the long timing paths associated with reading from RAM, but the WCS RAM may be replaced by a PROM thus reducing the timing path a great deal in some cases. The user manual describes the replacement of the WCS RAM with a PROM which has the designed microcode burned into it as a desirable feature. Such replacement would be more attractive if the board allowed for the three additional control lines that could


be coded to vary the clock period and take advantage of the shorter time paths resulting. This would improve the throughput of the system. The user manual neither mentions that the clock generator is fixed to a period of 400 ns nor does it mention any means by which to vary this period. Such flexibility is an attractive characteristic of bit slice design but the board completely ignores it. Nevertheless, the user should be aware of this feature as a design parameter.

The monitor built into the evaluation board is very useful. It permits the loading of all registers and the loading of microcode or macrocode. It also allows the code to be executed one line at a time or executed all at once. The monitor does not allow for the interface of any mass storage or hard copy peripherals though. The user manual does recommend that the board be interfaced to host computer. The details of such an interface are briefly mentioned in the manual and a program written in C is also included which permits the uploading and the downloading of code from and to the computer's disk drive. Such code could then be stored for later retrieval or printed as desired. This is a very attractive feature and is highly recommended for any future endeavors larger than the microroutine written here within. For small applications, the monitor included with the system and a hard terminal will suffice.

B. DISCUSSION OF BIT SLICE DESIGN

The execution speed of a register transfer language is very fast when compared to the speeds of the same routine written in an assembly language and in FORTRAN. For the image smoothing of a 5 X 5 array, the FORTRAN routine executed in approximately 3 CPU seconds on the VAX 11/780. That 3 seconds includes the multi-user system software overhead. The assembly language routine was estimated to run in 1.2525 milliseconds and the bit slice microroutine executes in 61.71 microseconds. Figure 20 depicts these execution times graphically. Clearly, the bit slice design has yielded a very fast processor.

Such an execution time comparison has ignored an equally important time feature, namely, design time. The bit slice microroutine was by far the fastest in execution but was also by far the most difficult to write. The opposite is true for the FORTRAN program. The reason for this vast difference in the time needed to write the code is the difference in the level of understanding of the underlying hardware required. The writing of the FORTRAN program required virtually no understanding of the hardware it was to be run on. The bit slice microroutine, on the other hand, required a full and detailed understanding of the hardware it was to be run on. This



A: Bit Slice Execution Time

B: Microprocessor Execution Time

C: FORTRAN Execution Time

Figure 20 Comparison of Execution Times

learning overhead is very costly. Therefore, more than execution time alone must be considered when selecting a type of design.

Should the routine be needed for only a few applications, the design time saved by writing the routine in a high level language, such as FORTRAN, becomes the dominating factor. If the routine is to be executed a great number of times, the large investment in time paid in performing bit slice design will be refunded by way of the savings in the execution time. Microprocessor design lies somewhere between these two concerns.

Image processing lends itself well to bit slice design. Such algorithms need to be executed on the massive amounts of digital image data being gathered in today's world of satelite imagery. The price paid in long design times will be quickly returned with interest when the savings in execution time are considered. Image smoothing is just one such algorithm and was used here to illustrate the savings in execution time compared to other design choices. The result is that the application of bit slice design to digital image processing systems is a very attractive alternative.

APPENDIX A FORTRAN IMAGE SMOOTHING PROGRAM

```
THE PURPOSE OF THIS PROGRAM IS TO CONVERT THE
          640 X 480 PIXEL IMAGE PRODUCED BY THE EYECOM
          DIGITIZER TO THE 512 X 512 PIXEL IMAGE NECESSARY
          FOR DISPLAY ON THE COMTAL UNIT.
                                            THE IMAGE IS
          THEN SMOOTHED THROUGH THE USE OF NEIGHBORHOOD
          AVERAGING. THE IMAGE TO BE SMOOTHED IS IN THE
          FILE N.DAT. THE SMOOTHED IMAGE IS THEN STORED
          INTO THE FILE S.DAT.
          BYTE A(512,512), B(512,512), C(4)
          INTEGER M, N, P, I, J, Z, ZZ, CC(4)
С
\Box
          CALL THE ROUTINES TO TIME THE RUN
          LUN=5
          CALL OPEN CPUTIME FILE(LUN)
          CALL START CPU CLOCK
          OPEN(UNIT=1, NAME='N.DAI', TYPE='OLD',
          ACCESS='DIRECT', RECORD SIZE=128, MAXREC=540)
          DO 10 M=1,512
          READ(1'M)(A(M,N),N=1,480)
          DO 5 P=481,512
          A(M, P)=0
    5
          CONTINUE
   10
          CONTINUE
          CLOSE(UNIT=1)
С
          THE IMAGE IS NOW A 512 X 512 PIXEL ARRAY
          NEIGHBORHOOD AVERAGING FOLLOWS
          DO 68 L=1,5
                                 :SMOOTH THE IMAGE S TIMES
          DO 50 I=2,511
          DO 60 J=2,511
          C(1)=A(I,J-1)
          C(2)=A(I,J+1)
          C(3)=A(I-1,J)
          C(4)=A(I+1,J)
C
          CONVERT THE DATA FROM BYTE TO INTEGER
          DO 33 K=1,4
          IF(C(K).GE.O) THEN
               CC(K)=C(K)
          ELSE
               CC(K)=C(K)+256
          ENDIF
   33
          CONTINUE
```

```
\Box
С
           AVERAGE THE 4 NEIGHBORS
           ZZ=CC(1)+CC(2)+CC(3)+CC(4)
           2=22/4
\Box
С
           CONVERT THE AVERAGE TO BYTE
           IF(Z.LE.O) THEN
                B(I,J)=Z
           ELSE
                B(I,J)=2-256
           ENDIF
   60
           CONTINUE
   50
           CONTINUE
\mathsf{C}
           SWAP THE DATA ARRAYS AND LOOP (5 TIMES)
           DO 66 I=2.511
           DO 67 J=2,511
           A(I,J)=B(I,J)
   67
           CONTINUE
   66
           CONTINUE
   58
           CONTINUE
           WRITE(5, 35)
   35
           FORMAT(' AVERAGING IS COMPLETE')
C
С
           THE BORDERS ARE NOW FILLED IN
С
           I = 1
           DO 70 J=1,512
           B(I,J)=A(I,J)
           B(J,I)=A(J,I)
           B(I+511, J)=A(I+511, J)
           B(J, I+511)=A(J, I+511)
   70
           CONTINUE
C
С
           WRITE THE FILE S.DAT TO DISK
           OPEN(UNIT=2, NAME='S.DAT', TYPE='NEW'.
     1
           ACCESS * 'DIRECT', RECORD SIZE = 128, MAXREC = 512)
           DO 90 M=1,512
           WRITE(2'M)(B(M,N),N=1,512)
   90
           CONTINUE
           CLOSE(UNIT=2)
С
           WRITE CPU TIME TO THE FILE CPUTIME.TXT
           CALL TYPE CPU CLOCK(LUN)
           END
```

```
SUBROUTINE OPEN CPUTIME FILE(LUN)
          OPEN(UNIT=LUN, MAME= 'CPUTIME.IXI', STATUS= 'MEW')
          END
SUBROUTINE JOPUT(XCPUT)
\Box
          RETURN CPU TIME AS A FLOATING POINT VALUE
С
          PARAMETER JPIS CPUTIM='407'X
          INTEGER#2 BUF(8)
          INTEGER*4 BUF1(4), CPUT
          INTEGER SYS$GETJPI
          EQUIVALENCE (BUF(1), BUF1(1))
          REAL XCOUT
          BUF(1)=4
          BUF(2)=JPI$ CPUTIM
          BUF1(2)=%LOC(CPUI)
          BUF1(3)=0
          BUF1(4)=0
          IRET=SYS$GETJPI(,,,,BUF,,,)
          XCPUT=FLOAT(CPUT)/100.0
          RETURN
          END
SUBROUTINE START CPU CLOCK
GET THE INITIAL VALUE OF THE CLOCK
\Box
          REAL#4 START TIME
          REAL*4 START REAL TIME
          COMMON/CPUT CLOCK/START TIME, START REAL TIME
C
          READ THE ELAPSED TIME AND THE ELAPSED REAL TIME
          CALL JCOUT(START TIME)
GET THE INITIAL REAL TIME
\mathsf{C}
          START REAL TIME=SECNDS(0.0)
          RETURN
          END
SUBROUTINE TYPE CPU CLOCK(LUN)
\Box
          RETURN THE ELAPSED TIME FROM THE LAST CALL TO
\Box
          START CPU CLOCK
C
          REAL *4 TIME, STAPT TIME
          REAL*4 START REAL TIME
          REAL*4 DELTA
          COMMON/CPU CLOCK/START TIME, START REAL TIME
```

ይለጀም ፈላርም ፈሳፈም እና ሲለኤየሌያ ፈላጊ የአማሪ የአማሪ የአማሪ አላጊ እንደ ነው ነው ነ

```
GET THE CPU TIME
           CALL JCOUT(TIME)
С
C
           COMPUTE THE DELTA TIME
\Box
           TIME=TIME-START TIME
ε
           GET THE DELTA REAL TIME
           DELTA=SECNDS(START REAL TIME)
           XLOAD=TIME/DELTA
С
С
           DISPLAY AS A PERCENTAGE
           XLOAD=XLOAD/100.0
           WRITE(LUN, 10) TIME, DELTA, XLOAD
           FORMAT(' CPU TIME USED=',F10.3,
  10
           'REAL TIME USED=',F10.3,
'LOAD FACTOR=',F10.4,'%')
           RETURN
           END
```

APPENDIX E MICROCODE DOCUMENTATION FOR EXAMPLE 1

LIME NO.: 0000

OPERATION: CONTINUE

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESIA	REGSRC IEN OEY SOURCE DEST FUNCT	H#X	;don't care ;don't care ;don't care ;don't care ;don't care ;don't care
29-24 23 22 21-20	POESMA	CARRY STAT/TST CEU CEM CMDSHFT	Q#44 B#1 B#1	<pre>;don't care ;test macro zero ;don't latch micro stat ;don't latch macro stat ;command</pre>
19-16 15 14 13-12 11-4 3-C	AM2910	EMD BKPT SPARE ADDRESS ADDRESS INSTR	H#9 B#1 X B#X H#X H#E	<pre>;test AM2904 CT ;don't set breakpoint ;not used ;don't care ;don't care ;continue</pre>

RESULTING MICROWORD: FFFF E4F9 FFFE (X=1)

COMMENTS:

This microroutine only demonstrates the use of the sequencer. The remainder of the microinstruction is then set to safe values as shown above. This microword only instructs the sequencer to go to the next sequential instruction in WCS.

OPERATION: JUMP TO 0020(H)

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40	E0562WA	IEN	B#X B#X	;don't care ;don't care ;don't care ;don't care
39-36 35-32 31-30	#082MA	DEST FUNCT CARRY	H#X	<pre>;don't care ;don't care ;don't care</pre>
29-24 23 22	HUESU1	STAT/TST	Q#44 B#1	;test macro zero ;don't latch micro stat ;don't latch macro stat
21-20 19-15 15 14		CMDSHFT CMD BKPT SPARE	H#9	<pre>;command ;test AM2904 CT ;don't set breakpoint ;not used</pre>
13-12 11-4 3-0	AM2910	ADDRESS ADDRESS INSTR		;branch address MSB ;branch address LSB ;CJS

RESULTING MICROWORD: FFFF E4F9 C201 (X-1)

COMMENTS:

This microinstruction performs an unconditional jump to \mbox{WCS} address 0020(H) as indicated by the branch address bits 4-13 of the pipeline.

terre strategy recorders

522235

officer states and the content of the same of the same

OPERATION: CONTINUE

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA FOESMA		B#X B#X Q#X H#X H#X	<pre>;don't care ;don't care ;don't care ;don't care ;don't care</pre>
29-24 23 22 21-20 19-16 15 14 13-12 11-4		STAT/IST CEU CEM CMDSHFT CMD BKPT SPARE ADDRESS ADDRESS	Q#44 B#1 B#1 B#11 H#9 B#1 X B#X H#X	<pre>;don't latch micro stat ;don't latch macro stat ;command ;test AM2904 CT ;don't set breakpoint ;not used ;don't care ;don't care</pre>
3-0	AM2910	INSTR	H#E	;continue

RESULTING MICROWORD: FFFF E4F9 FFFE (X-1)

COMMENTS:

This microword only instructs the sequencer to go to the next sequential instruction in WCS, i.e., address 0021(H).

en pagadas assessas perenen buzzanen recenen repassas bestaera perenen paraban padaban propasa

OPERATION: LOAD THE COUNTER W/4 & CONTINUE

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA	SOURCE DEST FUNCT	B#X B#X Q#X H#X H#X	<pre>;don't care ;don't care ;don't care ;don't care ;don't care ;don't care ;don't care</pre>
31-30 29-24 23 22 21-20 19-16 15 14 13-12	AM2904	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#44 B#1 B#1 B#11 H#9 B#1 X B#00	;don't care ;test macro zero ;don't latch micro stat ;don't latch macro stat ;command ;test AM2904 CT ;don't set breakpoint ;not used ;counter holds 10 bits ;load it with 4
3-0	AM2910	INSTR	H#C	;ldct w/4 & continue

RESULTING MICROWORD: FFFF E4F9 CO4C (X=1)

COMMENTS:

This microword instructs the sequencer to load the counter with the value 4 and to go to the next sequential instruction in WCS, i.e., address 0022(H).

LINE NC .: 0022

OPERATION: LOOP UNTIL COUNTER - O

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	B#X B#X	<pre>;don't care ;don't care ;don't care ;don't care ;don't care ;don't care ;don't care</pre>
	AM2904	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE ADDRESS ADDRESS	B#X Q#44 B#1 B#1 B#11 H#9 B#1 X B#00	;don't care ;test macro zero ;don't latch micro stat ;don't latch macro stat ;command ;test AM2904 CT ;don't set'breakpoint ;not used ;address MSB ;address LSB
	AM2910	ADDRESS INSTR	H#22	

RESULTING MICROWORD: FFFF E4F9 C229 (X-1)

COMMENTS:

This microword instructs the sequencer to loop to address 0022(H) decrimenting the counter each time and continuing to the next sequential instruction once the counter equals zero. There will be a total of 5 loops.

ES00 :. ON 3NIJ

OPERATION: UNCONDITIONAL SUBR CALL TO 0200(H)

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		B#X B#X Q#X H#X	;don't care ;don't care ;don't care ;don't care ;don't care ;don't care ;don't care
	4062WB	CARRY STAT/IST CEU CEM CMDSHFT CMD BKPT SPARE ADDRESS ADDRESS	B#X Q#44 B#1 B#1 B#11 H#9 B#1	<pre>;don't care ;test macro zero ;don't latch micro stat ;don't latch macro stat ;command ;test AM2904 CT ;don't set breakpoint ;not used ;address MSB</pre>
3-0	AM2910	INSTR	E#H	;CJP

RESULTING MICROWORD: FFFF E4F9 E003 (X-1)

COMMENTS:

This microword instructs the sequencer to perform an unconditional subroutine call to WCS address 0200(H). On the subsequent return, the sequencer will jump to WCS address 0024(H) which will be stored on the stack with the call and popped off the stack with the return.

OPERATION: JUMP TO OCCO(H)

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	H#X	<pre>;don't care ;don't care ;don't care ;don't care ;don't care ;don't care ;don't care</pre>
	AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE ADDRESS ADDRESS INSTR	B#X Q#44 B#1 B#1 B#11 H#9 B#1	;don't care ;test macro zero ;don't latch micro stat ;don't latch macro stat ;command ;test AM2904 CT ;don't set breakpoint ;not used ;branch address MSB ;branch address LSB ;CJS

RESULTING MICROWORD: FFFF E4F9 COO1 (X=1)

COMMENTS:

This microinstruction performs an unconditional jump to WCS address $0000(\rm H)$ as indicated by the branch address bits 4-13 of the pipeline.

LINE NO.: 0200 OPERATION: RETURN

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA FOESMA	IEN OEY SOURCE DEST FUNCT CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE ADDRESS	8#XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<pre>;don't care ;don't care ;don't care ;don't care ;don't care ;test macro zero ;don't latch micro stat ;don't latch macro stat ;command ;test AM2904 CT ;don't set breakpoint</pre>
3-0	AM2910	INSTR	Н#Э	; CRTN

RESULTING MICROWORD: FFFF E4F9 FFFA (X-1)

COMMENTS:

This microword instructs the sequencer to pop the top address off the stack and return to the line following the command that called the subroutine.

APPENDIX C DOCUMENTATION FOR THE 5 X 5 MICROROUTINE

LINE NO.: 0100

OPERATION: PUSH ADD. ON STACK, LD CTR W/OZ

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		B#1 B#X Q#X H#X	<pre>;don't care ;disable Am29203 ;don't care ;don't care ;don't care ;don't care ;don't care</pre>
29-24 23 21-20 19-15 15 14 13-12 11-8 7-4	REGSEL	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB	B#X B#1 B#1 B#1 H#X B#1 X B#0 H#0 H#2	<pre>ino carry in idon't care idon't latch micro stat idon't latch macro stat ino command or shift idon't care idon't set breakpoint inot used iupper 2 bits of counter icounter data iload counter with 2</pre>
3-0	AM2910	INSTR	H#4	; push & 1d ctr, continue

RESULTING MICROWORD: FFFF 3FFF CO24 (X=1)

COMMENTS:

This instruction only involves the use of the sequencer, hence all the don't cares through the documentation. This instruction sets the address OlCO(H) on the stack. This address is returned to on the outer loop, loopl. The counter is also loaded in this microcycle so that the inner loop will execute three times.

OPERATION: MEMORY -> R4

PITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		B#0 E#1 Q#0 H#4	; disconnect Y bus ; sources are regs.
31-30 29-24 23 22 21-20 19-16 15 14 13-12		CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#01 H#3 B#1	<pre>;don't latch macro stat ;command enable ;memory read ;don't set breakpoint. ;not used</pre>
11-8 7-4	REGSEL	RA RB		;memory address in R1;data destination R4
3-0	AM2910	INSTR	H#E	continue
DECLIF TIN	וב אזכסחווססו	l. Ogur	2502	E1115 (V-1)

RESULTING MICROWORD: 084F 3FD3 F14E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R1 and RE=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RE=R4. The function (bits 32-35) is a noop since the ALU is not connected to the Y bus. The ALU is enabled only to allow the loading of the data to R4. The command field is enabled to read from memory. The address to be read is held in R1 and the contents of that address are to be sent to R4. The Am2910 is instructed to continue to the next sequential instruction. This operation reads the neighbor from memory and stores the value into R4. R4 is to be the accumulator for the four reads from memory.

OPERATION: RO + R1 -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	Q#0 B#0 B#0 Q#0 H#4 H#3	;reg. spec. by pipeline; enable Am29203; connect Y bus; sources are regs.; result to y & B-reg; add
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4 3-0	AM2904 REGSEL AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	H#F B#1 X	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; command enable ; noop ; don't set breakpoint ; not used ; not used ; RA=RO ; RB=R1 ; continue

12334254 | 156722224 | 156554200

SAN DAGAGOO DESCRIPTION DESCRIPTION PERSONS DESCRIPTION

RESULTING MICROWORD: 0043 3FDF F01E (X=1)

COMMENTS:

STATES OF THE PROPERTY AND ADDRESS STATES OF THE PROPERTY OF T

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RO and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. R1 is the register that holds the address of the neighbor to be read. R1 is initialized to 0001(H) for the first read and is now incrimented by the value of RO, 4, to the next address to be read.

OPERATION: MEMORY -> R3

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	E0562MA	REGSRC IEN DEY SOURCE DEST FUNCT	H#4 H#X	;reg. spec. by pipeline; enable Am29203; disconnect Y bus; sources are regs.; result to y & B-reg; don't care
31-30 29-24 23 22 21-20 19-15 15 14 13-12 11-8 7-4 3-0	AM2904 REGSEL AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	B#1 B#1 B#01 H#3 B#1	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;memory read ;don't set breakpoint ;not used ;memory address in R1 ;data destination R3 ;continue

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R1 and RB=R3. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R3. The function (bits 32-35) is a noop since the ALU is not connected to the Y bus. The ALU is enabled only to allow the loading of the data to R3. The command field is enabled to read from memory. The address to be read is held in R1 and the contents of that address are to be sent to R3. The Am2910 is instructed to continue to the next sequential instruction. This operation reads the neighbor from memory and stores the value into R3.

RESULTING MICROWORD: 084F 3FD3 F13E (X-1)

LINE NO.: 0104

OPERATION: R3 + R4 -> R4

BITS DEV	ICE	FIELD	VALUE	EXPLANATION
47-45 44 AM2 43 42-40 39-36 35-32	9203	REGSRC IEN DEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;add
31-30 AM2 29-24 23 22 21-20 19-15 15 14 13-12 11-8 RES	SEL	CMC BKPT SPARE CONSTANT	Q#XX B#1 B#1 E#01 H#F B#1 X B#XX H#3	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;noop ;don't set breakpoint ;not used ;not used ;RA=R3 ;RB=R4
3-0 AM2		INSTR		; continue

RESULTING MICROWORD: 0043 3FDF F34E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R3 and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R4. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R4. The Am2910 is instructed to continue to the next sequential instruction. R3 holds the value of the neighbor read from RAM and is added to R4 which is the accumulator for the addition of the four neighbors.

OPERATION: R1 + R2 -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	E0562WA		B#0 B#0 Q#0 H#4	;reg. spec. by pipeline; enable Am29203; connect Y bus; sources are regs.; result to y & B-reg; add
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8		CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#01 H#F B#1	<pre>;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;noop ;don't set breakpoint ;not used ;not used ;RA=R2</pre>
7-4	KEUJEE	RB	H#1	; RB=R1
3-0	AM2910	INSTR	H#E	; continue
RESULTIN	AR WICEUMUBI	7. 0043	BEDE	F2'F (Y=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R2 and RB=P1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-39) is an add of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. The address of the next neighbor to be read is incrimented by 2 to read the neighbor to the right of the subject pixel.

LIME NO.: 0106

OPERATION: MEMORY -> R3

PITS	DEVICE	FIELD	UALUE	EXPLANATION
######################################	AMESSEL	DEY SOURCE DEST FUNCT CARRY STAT/TST CEU CEM	HH	reg. spec. by piceline enable Am29203 disconnect Y bus sources are regs. result to y & B-reg don't care no carry in don't care don't latch micro station't latch macro station't latch macro stationmand enable memory read don't set breakboint not used remory address in F1 data destination P3 continue

PESULTING MICPOLOPD: 084F 3FD3 F13E (X+1

Bits 45-47 declare the source registers to be in the bibline. Therefore, bits 4-11 set PA-P1 and PB+P3. The ALL source bits 40-42 are these registers and the destination bits 36-39% is PB-P3. The function bits 36-39% is not connected to the Y bus. The ALL is enabled only to allow the loading of the data to P3. The dommand field is enabled to read from memory. The address to be read is held in P1 and the contents of that address are to be sent to P3. The AM2910 is instructed to continue to the nell sequential instruction. This operation reads the neighbor from memory and stores the alle into P3.

OPERATION: R3 + R4 -> R4

BITS	DEVICE	FIELD	VALUE	EXPLANATION	
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN DEY SOURCE DEST FUNCT	H#4	;reg. spec. by pipeline; enable Am29203; connect Y bus; sources are regs.; result to y & B-reg; add	
31-30 28-2+ 23 22 21-20 19-16 15 14 13-12	4M2904	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 E#1 B#01 H#F B#1 X	•	
11-8 7-4	REGSEL	RA RB	E#H ##H	; RA=R3 ; RB=R4	
3-0	AM2910	INSTR	H#E	;continue	
RESULTING MICROWORD: 0043 3FDF F34E (X=1)					

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R3 and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R4. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R4. The Am2910 is instructed to continue to the next sequential instruction. R3 holds the value of the neighbor read from RAM and is added to R4 which is the accumulator for the addition of the four neighbors.

OPERATION: RO + R1 -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	E0585MA	DEY SOURCE DEST FUNCT	8#0 2#0 Q#0 H#4 H#3	; enable Am29203 ; connect Y bus ; sources are regs.
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4 3-0	REGSEL AM2910	STAT/IST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	B#1 B#1 B#01 H#F B#1 X B#XX H#0 H#1	<pre>;don't latch micro stat ;don't latch macro stat ;command enable ;noop ;don't set breakpoint ;not used ;not used ;RA=RO ;RB=R1</pre>

RESULTING MICROWORD: 0043 3FUF F01E (X-1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RO and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. R1 is the register that holds the address of the neighbor to be read. R1 is initialized to 0001(H) for the first read and is now incrimented by the value of RO, 4, to the next address to be read.

OPERATION: MEMORY -> R3

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	B#0 B#1 Q#0 H#4 H#X	;enable Am29203 ;disconnect Y bus ;sources are regs. ;result to y & B-reg ;don't care
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB	Q#XX B#1 B#1 E#01 H#3 B#1	<pre>; memory read ; don't set breakpoint ; not used</pre>
3-0	0182WA	INSTR	H#E	;continue

RESULTING MICROWORD: 084F 3FD3 F13E (X=1)

COMMENTS:

THE SEPTEM SOUNDS ASSESSED SECTION

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R1 and RB=R3. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R3. The function (bits 32-35) is a noop since the ALU is not connected to the Y bus. The ALU is enabled only to allow the loading of the data to R3. The command field is enabled to read from memory. The address to be read is held in R1 and the contents of that address are to be sent to R3. The Am2910 is instructed to continue to the next sequential instruction. This operation reads the neighbor from memory and stores the value into R3.

LINE NO.: 010A

OPERATION: R3 + R4 -> R4

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		B#0 B#0 Q#0 H#4	;reg. spec. by pipeline; enable Am29203; connect Y bus; sources are regs.; result to y & B-reg; add
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL AM2910	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	Q#XX B#1 B#1 B#01 H#F B#1 X B#3 H#4	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; command enable ; noop ; don't set breakpoint ; not used ; RA=R3
	NG MICROWOR			

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R3 and RE=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RE=R4. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R4. The Am2910 is instructed to continue to the next sequential instruction. R3 holds the value of the neighbor read from RAM and is added to R4 which is the accumulator for the addition of the four neighbors.

LINE NO.: 010B

OPERATION: LOGICAL SHIFT RIGHT OF RY

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	E0562MA	REGSRC IEN DEY SOURCE DEST FUNCT	B#0 E#0 G#0 H#1	;regs. spec. by pipeline ;enable Am29203 ;connect Y bus ;registers ;regs., log. downshift ;pass through
31-30 29-24 23 22 21-20 19-15 15	4M2904	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	Q#XX B#1 B#1 B#10 H#0 B#1	<pre>;don't latch macro stat ;shift ;shift left, bring in 0</pre>
	REGSEL		H#X	; not used
7-4 3-0	0162WA	RB INSTR	H#4 H#E	,
RESULTING MICROWORD: <u>0014 3FE0 FF4E (X=1)</u>				

COMMENTS:

PROPERTY AND PROPERTY AND PROPERTY.

This instruction enables the ALU only to allow the passing of the data to be shifted, RM. RM is sent onto the M bus and is passed through the AM290M which shifts the bits to the right and fills with a zero. The shifted walue is then but back into RM. This accomplishes a divide by two.

probated bobbated becases receive Resolve popular Perceis Perceis Perceis Received Received Received 1986

LINE NO.: 010C

OPERATION: LOGICAL SHIFT RIGHT OF RY

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN DEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#1	;enable Am29203 ;connect Y bus ;registers
31-30 29-24 23 22 21-20 19-15 15 14 13-12	AM2904 REGSEL	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	B#00 Q#XX B#1 B#1 E#10 H#0 B#1 X B#XX H#X	; no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;shift ;shift left, bring in 0 ;don't set breakpoint ;not used ;not used ;not used
_	0162W4	INSTR		
PESHITI	NG MICPOWOR	n. 0014	3660	FFUF (V=1)

RESULTING MICROWORD: 0014 3FE0 FF4F (X=1)

COMMENTS:

This instruction enables the ALU only to allow the passing of the data to be shifted, RM. RM is sent onto the Y bus and is passed through the AM290M which shifts the bits to the right and fills with a zero. The shifted value is then put back into RM. This accomplishes a divide by two.

OPERATION: R4 -> MEMORY

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	AM29203 AM2904 REGSEL AM2910	REGSRC IEN DEY SOURCE DEST FUNCT CARRY STAT/TST CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	######################################	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y bus only ;pass through ;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;memory write ;don't set breakpoint ;not used ;not used ;memory address in R7 ;data destination R4 ;continue

RESULTING MICROWORD: <u>OOC4</u> 3FD4 F74E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R7 and RB=R4. The function (bits 32-35) is a pass through since the ALU is only to put the data on the Y bus. The command field is enabled to write to memory. The address to be written to is held in R7 and the contents to be written are in R4. The Am2910 is instructed to continue to the next sequential instruction. This operation writes the average to the smoothed array in memory.

LINE NO.: 010E

3443 403 (000)

CONTRACTOR CONTRACTOR

OPERATION: R1 - R6 -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA	OEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4 H#1	<pre>;connect Y bus ;registers ;result to Y bus & B reg ;subtract</pre>
29-24 23 22 21-20 19-16 15 14 13-12		STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#11 H#X B#1 X B#XX	<pre>;don't care ;don't latch micro stat ;don't latch macro stat ;no command or shift ;don't care ;don't set breakpoint ;not used ;not used</pre>
11-8 7-4	REGSEL	RA RB		,
3-0	AM2910	INSTR	H#E	;continue
RESULTI	NG MICROWOR	D: <u>0041</u>	3FDF	<u>F61E</u> (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R6 and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is a subtract of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. R1 is the register that holds the address of the neighbor to be read. R1 is at the end of one set of four reads and must be reinitialized back in the array so that four new reads from memory can again be executed. It is decrimented by 8.

kes prepresi suspessi persone parazos tessess tessess tessessi parasosi parazosi parasosi parazos tesses

LINE NO.: 010F

OPERATION: INCRIMENT R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	H#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;incriment
31-30 29-24 23 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL	CEU CEM CMDSHFT CMD BKPT SPARE	G#XX B#1 B#1 B#XX H#X E#1	<pre>;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;don't care ;don't care ;don't set breakpoint ;not used ;not used ;don't care ;RB=R7</pre>
3-C	0182WA	INSTR	H#E	continue
RESULTI	NG MICROWOR	D: 0044	7FFF	FF7F (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R7 is the address that the next average will be stored into. This is the address of the smoothed array.

OPERATION: DEC. COUNTER, JUMP TO LOOP1 IF >C

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32			B#X (d B#X (d G#X (d H#X (d	on't care on't care on't care on't care on't care on't care
	4M580#	CARRY STAT/TST CEU CEM CMDSHFT CMD	B#00 ;nd ;dd ;dd ;dd ;dd ;dd ;dd ;dd ;dd ;dd	on't care on't latch micro stat on't latch medro stat o command on't care on't set brea, coint ot used
	REGSEL		H#K ; a	on't care on't care
3-C	AM2910	INSTR		BC. SountBr. Sont. NO
RESULTI	NG MICROUGR	D: FFFF	BEFF FF	<u>FB</u> (X=1)

COMMENTS:

ASSOCIATION TO STANK THE PROPERTY OF

At this point, the first average has been written to the smoothed array. This is to be done a total of three times per row. The counter is decrimented and tested for zero. If not yet zero, the sequencer loops back to address OCCO(H). If it is zero, the sequencer continues to the next sequential instruction.

LINE NO.: 0111 OPERATION: R1 + R2 -> F1

EITS	DEVICE	FIELD	VALLE	EMPLANATION
47-45		REGSRC	G#0	reg. spec by blostine
بإب	605854A	IEN	E#C	enable Am29203
4.3				connect bus
42-40				sources are regs
39-36				.result to y % Brreg
35-32		FUNCT	H#3	
31-30	A~290:	CAPPY	B#OC	no carry in
29 - 24				.don't care
23		CEU	B*1	.don't latch micro stat
22		CEM	B#1	don t latch maded state
21-20		CMDSHFI	B*01	command enable
19-15		272	異無匠	. 7002
15				.don t set breakpoint
14		SPARE		. not used
13-12		CC*.STA1.T	E#**	.not used
11-8	PEGSEL	PQ	H#2	PA=P2
~ - 7		P D	H#.	PP=P1
3-0	AM2910	I'STP		.continue
PESLLTI	HS MICPOWOPI	0043	3FDF !	PD:E

COMMENTS:

declare the source registers to Bits :5-47 be declare the source registers to be in Therefore, bits 4-11 set PA=P2 and PE=P1. pipeline. bits 40-42° are these registers and Obits 35-39 is PB-P1. The function Obits 32destination 35 is an add of the source registers with the result being sent to PB=R1. The Am2810 is instructed to continue to the next sequential instruction. The address of the next neighbor to be read is incrimented by 2 to get by the border values which will be dealt with later. At this point, a row of three averages have been written to the smoothed array.

LIME NO. : 0112


CPERATION: RT + R2 -> R7


EIIS	DEVICE	FIELD	VALUE	EXPLANATION
0 6 0 0 4 0 6 1 0 6 1 0 6 1 0 6 1 1 0 6 1 1 1 1 1	AM29203 AM2904 REGSEL AM2910	DEY SOURCE DEST FUNCT CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	884##30X H##30X B###110F1 B##1 X27	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;add ;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;noop ;don't set breakcoint ;not used ;not used ;RA=R2 ;RB=R7 ;continue

RESULTING MICROWORD: 0043 3FDF F27E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to in pipeline. Therefore, bits 4-11 set RA*P2 and Pipeline. Therefore, bits 4-11 set RA*P2 and Pipeline. (bits 40-42) are these registers destination (bits 36-39) is RB*R7. The function 35) is an add of the source registers that being sent to RB*R7. The Am2910 is instruction to the next sequential instruction. The address to the next average is to written is incremented moves that pointer by the border access dealt with later.





MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963-A

LINE NO.: 0113

OPERATION: R8 - 1 -> R8, LATCH MICROSTAT REGISTER

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	AM29203	REGSRC IEN OEY SOURCE DEST FUNCT CARRY STAT/IST CEU CEM CMDSHFT CMD BKPT SPARE	0#00 0#00 0#00 0#40 0#40 0#40 0#40 0#40 0#40 0#41 0#41 0#41 0#41 0#41 0#41 0#41 0#41	;reg. spec. by pipeline;enable Am29203;connect Y bus;sources are regs.;decriment by 1;special function;decriment by 1;latch ALU output;latch micro stat
		INSTR		; continue

RESULTING MICROWORD: 0030 507F FF8E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=RB. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=RB. The function (bits 32-35) is a decriment of the source register with the result being sent to RB=RB. The Am2910 is instructed to continue to the next sequential instruction. The microstatus register is also latched. It will be tested on the next microcycle for zero. This is the outer loop test.

OPERATION: DEC. COUNTER, JUMP TO LOOP1 IF >0

RESULTING MICROWORD: FFFF D4D9 D003 (X=1)

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32		IEN OEY SOURCE DEST FUNCT	B#X D#X H#X H#X	;don't care ;don't care ;don't care
29-24 23 22 21-20 19-16 15 14 13-12 11-8		STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA	Q#24 B#1 E#1 B#01 H#9 B#1	;test micro-zero ;don't latch micro stat ;don't latch macro stat ;enable command ;test AM2904 CT ;don't set breakpoint ;not used ;MSB of loop address
7-4		RB		•
3-0	AM2910	INSTR	E#H	;CJP to loop1 / test neg

COMMENTS:

At this point, the three averages haves been written to the smoothed array. This is to be done a total of three times per row. Once the three rows have been completed, the sequence is to continue. This instruction tests the results of the decriment of RB, the outer loop counter. If the result was zero, the sequence continues. If not, the sequencer loops back to loop1

OPERATION: R7 - R5 -> R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA	OEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4 H#1	<pre>;enable Am29203 ;connect Y bus ;registers ;result to Y bus & B reg ;subtract</pre>
31-30 29-24 23 22 21-20 19-16 15 14 13-12	AM2904 REGSEL	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	Q#XX B#1 B#1 B#11 H#X B#1	;don't latch micro stat ;don't latch macro stat ;no command or shift ;don't care ;don't set breakpoint
7-4		RB	H#7	•
3-0	AM2910	INSTR	H#E	;continue

RESULTING MICROWORD: 0041 3FDF F57E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R5 and RB=R7. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is a subtract of the source registers with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R7 is the register that holds the address where the averages are to be stored. At this point, all the averages have been stored and the border must now be written. This register must now be decrimented back to the starting address of the array, i.e., decrimented by 14(H).

OPERATION: R1 - R9 -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	E0562WA	REGSRC IEN OEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4	;regs. spec. by pipeline ;enable Am29203 ;connect Y bus ;registers ;result to Y bus & B reg ;subtract
29-24 23 22 21-20 19-16 15 14 13-12		CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#11 H#X B#1	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;no command or shift ;don't care ;don't set breakpoint ;not used ;not used
11-8 7-4	REGSEL	RA RB		•
3-0	AM2910	INSTR	H#E	; continue
RESULTIN	NG MICROWORI	D: <u>0041</u>	3FDF	F91E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R9 and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is a subtract of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. R1 is the register that holds the address where the original array elements exist. The averaging is complete and now it is time to write the border values. The starting address of the original array is held in R1 and is found by subtracting OF(H) from the register's present contents.

OPERATION: PUSH ADD. ON STACK, LD CTR W/05

RESULTING MICROWORD: FFFF 3FFF COS4 (X=1)

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	IEN OEY SOURCE	B#1 B#X Q#X H#X	;don't care
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	B#00 G#XX B#1 B#1 B#11 H#X B#1 X B#0 H#0 H#5	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; no command or shift ; don't care ; don't set breakpoint ; not used ; upper 2 bits of counter ; counter data ; load counter with 5

COMMENTS:

STOCK COSTANT STREETS CONTAINS INTEREST COSTANTS COSTANT

This instruction only involves the use of the sequencer, hence all the don't cares through the documentation. This instruction pushes the address O117(H) on the stack. This address is returned to as loop2. The counter is also loaded in this microcycle so that the loop will execute six times. This loop reads and write the first six elements of each array, the border values.

OPERATION: MEMORY -> R4

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	E0262WA	SOURCE DEST FUNCT	B#0 B#1 Q#0 H#4 H#X	;reg. spec. by pipeline; enable Am29203; disconnect Y bus; sources are regs.; result to y & B-reg; don't care
29-24 23 22 21-20 19-16 15 14 13-12	AM2904 REGSEL	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	B#1 B#1 B#01 H#3 B#1	<pre>;don't latch micro stat ;don't latch macro stat ;command enable ;memory read ;don't set breakpoint ;not used ;not used</pre>
7-4		RB	H#4	;memory address in R1 ;data destination R4
3-0	AM2910	INSTR	H#E	;continue

RESULTING MICROWORD: 084F 3FD3 F14E (X=1)

COMMENTS:

WASSESS SEED STRUCKS SEEDS STRUCKS

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R1 and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R4. The function (bits 32-35) is a noop since the ALU is not connected to the Y bus. The ALU is enabled only to allow the loading of the data to R4. The command field is enabled to read from memory. The address to be read is held in R1 and the contents of that address are to be sent to R4. The Am2910 is instructed to continue to the next sequential instruction. This operation reads the border value from memory and stores the value into R4. R4 is to be then written to the smoothed array.

OPERATION: R4 -> MEMORY

BITS	DEVICE	FIELD	VALUE	EXPLANATION	
47-45 44 43 42-40 39-36 35-32	EOSESMA	OEY SOURCE	B#0 B#0 Q#0 K#C	;enable Am29203 ;connect Y bus	
29-24 23 22 21-20 19-16 15 14 13-12	POESMA.	STAT/TST CEU CEM	Q#XX B#1 B#1 B#01 H#3 B#1 X	<pre>;don't latch micro stat ;don't latch macro stat ;command enable ;memory write ;don't set breakpoint ;not used ;not used</pre>	
7-4	REGSEL	RA RB	H#4	;memory address in R7 ;data destination R4	
3-0	AM2910	INSTR	H#E	; continue	
RESULTING MICROWORD: OOC4 3FD4 F74E (X=1)					

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R7 and RB=R4. The function (bits 32-35) is a pass through since the ALU is only to put the data on the Y bus. The command field is enabled to write to memory. The address to be written to is held in R7 and the contents to be written are in R4. The Am2910 is instructed to continue to the next sequential instruction. This operation writes the border value to the smoothed array in memory.

LINE NO.: 011A

reser (approximately expense)

A STATE OF THE PROPERTY OF THE WASHINGS AND THE PROPERTY OF TH

OPERATION: INCRIMENT R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION		
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	H#4	;reg. spec. by pipeline; enable Am29203; connect Y bus; sources are regs.; result to y & B-reg; incriment		
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8	AM2904 REGSEL	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA	B#00 Q#XX B#1 B#1 B#XX H#X E#1	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; don't care ; don't care ; don't set breakpoint ; not used ; not used		
7-4 3-0	AM2910	RB INSTR	H#1 H#E	;RB=R1 ;continue		
RESULTING MICROWORD: 0044 7FFF FF1E (X=1)						

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R1 is the address that the next border value will be read from.

a perenda arang pangan pangan perenda pandas sensar sensar perenda perenda pandas pandas pan

LINE NO.: 011B

OPERATION: INCRIMENT R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		B#0 B#0 Q#0 H#4	; connect Y bus ; sources are regs.
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL AM2910	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	B#00 Q#XX B#1 B#1 B#XX H#X B#1 X B#XX H#X H#7	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;don't care ;don't care ;don't set breakpoint ;not used ;not used ;don't care ;RB=R7

RESULTING MICROWORD: 0044 7FFF FF7E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R7 is the address that the next border value will be stored into. This is the address of the smoothed array.

LINE NO.: 011C

OPERATION: DEC. COUNTER, JUMP TO LOOPS IF >0

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA	IEN OEY SOURCE DEST FUNCT	B#X B#X Q#X H#X H#X	;don't care
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4		STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	Q#XX B#1 B#1 B#XX H#X B#1 X B#XX H#X H#X	<pre>;don't care ;don't latch micro stat ;don't latch macro stat ;no command ;don't care ;don't set breakpoint ;not used ;not used ;don't care ;don't care ;don't care ;don't care ;don't care</pre>

RESULTING MICROWORD: FFFF 3FFF FFF8 (X=1)

COMMENTS:

At this point, the first border value has been written to the smoothed array. This is to be done a total of six times. The counter is decrimented and tested for zero. If not yet zero, the sequencer loops back to address $0117(\mathrm{H})$. If it is zero, the sequencer continues to the next sequential instruction.

LINE NO.: 011D

OPERATION: LOAD IR W/ADDRESS OF R9

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		B#1 B#0 Q#5 H#C	;don't care ;disable Am29203 ;connect Y bus ;need DB as source ;don't load the register ;pass through
29-24 23 22 21-20 19-16 15 14 13-12		STAT/TST CEU- CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#01 H#2 B#1 X B#XX	<pre>;don't care ;don't latch micro stat ;don't latch macro stat ;enable command ;constant to IR ;don't set breakpoint ;not used ;don't care</pre>
11-8 7-4	REGSEL		H#X H#8	;don't care ;address of R8
3-0	AM2910	INSTR	H#E	;continue

RESULTING MICROWORD: F5C4 3FD2 FF8E (X=1)

COMMENTS:

This instruction loads the address of RB, 000B, into the IR. This is necessary so that this outer loop counter can be reset to count the outer loop of another nested loop. This method of reseting the contents of a register will be shown in the next microinstruction.

LIME MO.: 011E

OPERATION: LOAD RB W/02

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32		IEN OEY SOURCE DEST FUNCT	8#0 8#0 9#5 H#4 H#4	<pre>;connect Y bus ;need DE input ;register :pass through</pre>
29-24 23 22-20 19-16 15 14 13-12		STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA	0#XX 8#1 8#1 8#01 H#5 8#1 X 2#XX H#0	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;enable command ;constant to DS-RS
-	AM2910	INSTR	H#E	; continue
פרכי די	AIC WILBUMOPI	J. EEAA	arne	FORE (V=1)

CCMME1.TS:

Having stored the address of RB into the IR, the value 02 is then sent to that register for loading. This number is then used as a loop counter to be decrimented with each passing.

LINE NO.: 011F

OPERATION: R1 + RA -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EÓSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	H# 	;reg. spec. by pipeline; enable Am29203; connect Y bus; sources are regs.; result to y & B-reg; add
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4 3-0	AM2904 REGSEL AM2910	CARRY STAT/IST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	Q#XX B#1 B#1 B#01 H#F B#1 X B#XX H#A	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; command enable : noop ; don't set breakpoint ; not used ; not used ; RA=RA : RB=R1 ; continue

RESULTING MICROWORD: 0043 3FDF FA1E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RA and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. R1 is the register that holds the address of the neighbor to be read. R1 is incrimented by three to pass over the averaged values and load the border values for writing over to the smoothed array.

OPERATION: R7 + RA -> R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4	;enable Am29203 ;connect Y bus ;sources are regs.
		CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	B#00 Q#XX B#1 B#1 B#01 H#F B#1 X B#XX H#A	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;noop ;don't set breakpoint ;not used ;RA=RA
3-0	AM2910	INSTR	H#E	

RESULTING MICROWORD: 0043 3FDF FA7E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RA and RB=R7. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R7 is the register that holds the address where the next border value is to be written. It must be incrimented by three to pass over the averaged values already written to the smoothed array.

OPERATION: PUSH ADD. ON STACK, LD CTR W/O1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	IEN OEY SOURCE	B#1 B#X Q#X H#X	;dcn't care ;disable Am29203 ;don't care ;don't care ;don't care ;don't care
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8	REGSEL	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA	B#00 Q#XX B#1 B#1 B#11 H#X B#1 X B#00 H#0	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; no command or shift ; don't care ; don't set breakpoint ; not used ; upper 2 bits of counter ; counter data
7-4 3-0	AM2910	RB INSTR		•
DECLIT TI	NE MICDONOP	n. eccc	2555	501H (Y=1)

RESULTING MICROWORD: FFFF 3FFF CO14 (X=1)

COMMENTS:

This instruction only involves the use of the sequencer, hence all the don't cares through the documentation. This instruction sets the address O121(H) on the stack. This address is returned to on the loop4. The counter is also loaded in this microcycle so that the loop will execute two times.

OPERATION: MEMORY -> R4

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32 31-30	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT CARRY	B#0 B#1 Q#0 H#4 H#X	;enable Am29203
29-24 23 21-20 19-16 15 14 13-12 11-8 7-4 3-0	REGSEL AM2910	CEM	B#1 B#01 H#3 B#1 X B#XX H#1 H#4	<pre>;don't set breakpoint ;not used ;not used ;memory address in R1</pre>

RESULTING MICROWORD: 084F 3FD3 F14E (X=1)

COMMENTS:

CONTROL CONTROL CONTROL CONTROL

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R1 and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R4. The function (bits 32-35) is a noop since the ALU is not connected to the Y bus. The ALU is enabled only to allow the loading of the data to R4. The command field is enabled to read from memory. The address to be read is held in R1 and the contents of that address are to be sent to R4. The Am2910 is instructed to continue to the next sequential instruction. This operation reads the border value from memory and stores the value into R4.

Foughts accepted Robbins (Cabbbon) (Cabbbon) (Schools)

OPERATION: R4 -> MEMORY

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	H#C	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y bus only ;pass through
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4 3-0	AM2904 REGSEL AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	Q#XX B#1 B#1 B#01 H#3 B#1	<pre>;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;memory write ;don't set breakpoint ;not used</pre>

RESULTING MICROWORD: <u>OOC4</u> <u>3FD4</u> <u>F74E</u> (X-1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R7 and RB=R4. The function (bits 32-35) is a pass through since the ALU is only to put the data on the Y bus. The command field is enabled to write to memory. The address to be written to is held in R7 and the contents to be written are in R4. The Am2910 is instructed to continue to the next sequential instruction. This operation writes the border value to the smoothed array in memory.

OPERATION: INCRIMENT R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	E0562MA	IEN OEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4 H#4	<pre>;connect Y bus ;sources are regs. ;result to y & B-reg ;incriment</pre>
29-24 23 22 21-20 19-16 15 14 13-12		STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#XX H#X B#1 X B#XX	<pre>;don't latch micro stat ;don't latch macro stat ;don't care ;don't care ;don't set breakpoint ;not used ;not used</pre>
11-8 7-4	REGSEL	RA RB		;don't care ;RB=R1
3-0	AM2910	INSTR	H#E	;continue

RESULTING MICROWORD: QO44 7FFF FF1E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RE=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. R1 is the address that the next border value will be read from.

OPERATION: INCRIMENT R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	B#0 B#0 Q#0 H#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;incriment
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL AM2910	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA	Q#XX B#1 B#1 E#XX H#X B#1 X B#XX H#X H#X	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;don't care ;don't care ;don't care ;don't set breakpoint ;not used ;not used ;don't care ;RB=R7 ;continue

RESULTING MICROWORD: <u>OC44</u> <u>7FFF</u> <u>FF7E</u> (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R7. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R7 is the address that the next border value will be stored into. This is the address of the smoothed array.

LINE NO.: 0126

OPERATION: DEC. COUNTER, JUMP TO LOOP1 IF >0

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	AM29203	SOURCE	H#X	;don't care ;don't care ;don't care ;don't care ;don't care ;don't care
31-30 29-24 23 22 21-20 19-16 15 14 13-12	AM2904	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	B#00 Q#XX B#1 B#1 B#XX H#X B#1	;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;no command ;don't lare ;don't set breakpoint ;not used ;not used
11-8 7-4		RB	H#X H#X	;don't care ;don't care
3-0 RESULTI	AM2910 NG MICROWOR	INSTR D: <u>FFFF</u>	н#8 <u>зеге</u>	;dec. counter, cont. >0 FFF8 (X=1)

COMMENTS:

The counter is decrimented and tested for zero. If not yet zero, the sequencer loops back to address $0121(\mathrm{H})$. If it is zero, the sequencer continues to the next sequential instruction.

LINE NO.: 0127

OPERATION: R8 - 1 -> R8, LATCH MICROSTAT REGISTER

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	AM29203	OEY SOURCE DEST FUNCT	E#0 E#0 Q#0 H#3 H#0	;connect Y bus ;sources are regs. ;decriment by 1
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	REGSEL	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	Q#XX B#1 B#1 B#11 H#F B#1 X B#XX H#X	; latch ALU output ; latch micro stat ; don't latch macro stat ; no command
3-0	AM2910	INSTR		; continue

RESULTING MICROWORD: 0030 507F FF8E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R8. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R8. The function (bits 32-35) is a decriment of the source register with the result being sent to RB=R8. The Am2910 is instructed to continue to the next sequential instruction. The microstatus register is also latched. It will be tested on the next microcycle for zero. This is the outer loop test.

LINE NO.: C128

OPERATION: DEC. COUNTER, JUMP TO LOOP3 IF >0

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	B#X Q#X H#X	;don't care ;don't care ;don't care
31-30 29-24 23 22 21-20 19-16 15 14	POESMA	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	B#00 Q#24 B#1 B#1 B#01 H#9 B#1	;no carry in ;test micro-zero ;don't latch micro stat ;don't latch macro stat ;enable command ;test AM2904 CT ;don't set breakpoint ;not used
11-8 7-4	REGSEL	RA RB	H#1 H#F	;loop address
3-0	0182MA	INSTR	Н#З	;CJP to loop3 / test neg

RESULTING MICROWORD: FFFF D4D9 D1F3 (X=1)

COMMENTS:

This instruction tests the results of the decriment of R9. the outer loop counter. If the result was zero, the sequence continues. If not, the sequencer loops back to loop3.

OPERATION: R1 + RA -> R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	0#0 0#0 0#0 0#4 0#4 1#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;add
31-30 29-24 23 22 21-20 19-16 15 14 13-12	AM2904	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT	B#1 B#1 B#01 H#F B#1	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; command enable ; noop ; don't set breakpoint ; not used ; not used
11-8 7-4	REGSEL	RA RB	H#A H#1	; RA-RA ; RB-R1
3-0	AM2910	INSTR	H#E	;continue
RESULTING MICROWORD: 0043 3FDF FAIE (X=1)				

POSESSARI PROFESSORI (PORESSESI INDUCESSO (PORCEOS RO

COMMENTS:

AND THE PROPERTY AND PROPERTY SECTIONS

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RA and RB=R1. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R1. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R1. The Am2910 is instructed to continue to the next sequential instruction. The address of the next neighbor to be read is incrimented by 3 to get by the averaged values.

LINE NO.: 012A

OPERATION: R7 + RA -> R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	### O#B O#B O#C O#E	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;add
31-30 29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4 3-0	AM2904 REGSEL AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	B#1 B#1 B#01 H#F B#1	; no carry in ; don't care ; don't latch micro stat ; don't latch macro stat ; command enable ; noop ; don't set breakpoint ; not used ; not used ; RA=RA ; RB=R7 ; continue

RESULTING MICROWORD: . 0043 3FDF FA7E (X-1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=RA and RB=R7. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an add of the source registers with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. The address where the next border value is to be stored is incrimented by 3 to pass over the averaged values.

LINE NO.: 012B

OPERATION: PUSH ADD. ON STACK, LD CTR W/05

BITS	DEVICE	FIELD	UALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	E0562WA	REGSRC IEN OEY SOURCE DEST FUNCT	B#1 B#X Q#X H#X	;disable Am29203 ;don't care ;don't care
29-24 23 22 21-20 19-16 15 14 13-12	#062WB	CEM CMDSHFT CMD BKPT SPARE CONSTANT	Q#XX B#1 B#1 B#11 H#X B#1 X	<pre>;don't latch micro stat ;don't latch macro stat ;no command or shift ;don't care ;don't set breakpoint ;not used ;upper 2 bits of counter</pre>
11-8 7-4	REGSEL	RA RB	Н#О Н#5	•
3-0	AM2910	INSTR	H#4	; push & 1d ctr, continue

RESULTING MICROWORD: FFFF 3FFF COS4 (X=1)

COMMENIS:

Madelatic Services Revenues Projection Services Pro

This instruction only involves the use of the sequencer, hence all the don't cares through the documentation. This instruction pushes the address O12B(H) on the stack. This address is returned to as loop5. The counter is also loaded in this microcycle so that the loop will execute six times. This loop reads and write the last six elements of each array, the border values.

PROCESSO SECOND INVESTIGATION SECOND INSCRIME INDIVIDUAL ASSESSOR DESIGNARIA INSCRIMENTAL RECORDER PROCESSOR INVESTIGATION

OPERATION: MEMORY -> R4

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	REGSRC IEN CEY SOURCE DEST FUNCT	E#0 B#1 G#0 H#4	;reg. spec. by pipeline :enable Am29203 ;disconnect Y bus ;sources are regs. ;result to y & 2-reg ;don't care
31-30 29-24 23 22 21-20 19-15 15 14 13-12	FOBSMA FOR	CARRY STAT/IST CEU CEM CMDSHFT CMD BKPT SPARE	B#00 G#XX B#1 B#1 E#01 H#3 B#1	<pre>;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;memory read ;don't set breakpoint ;not used ;not used</pre>
11-8 7-4	REGSEL	RA RB	H#1 H#4	<pre>; memory address in R1 ; data destination R4</pre>
3-0	0185WA	INSTR	H#E	;continue
RESULTI	NG MICROWOR	D: <u>C84F</u>	<u> 5235</u>	F14E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R1 and RE=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RE=R4. The function (bits 32-35) is a noop since the ALU is not connected to the Y bus. The ALU is enabled only to allow the loading of the data to R4. The command field is enabled to read from memory. The address to be read is held in R1 and the contents of that address are to be sent to R4. The Am2910 is instructed to continue to the next sequential instruction. This operation reads the border value from memory and stores the value into R4. R4 is to be then written to the smoothed array.

LINE NO.: 012D

OPERATION: R4 -> MEMORY

BITS	DEVICE	FIELD	VALUE	EXPLANATION
43 42-40 39-36 35-32	EOSESMA	REGSRC IEN OEY SOURCE DEST FUNCT	H#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y bus only ;pass through
31-30 29-24 23 21-20 19-16 15 14 13-12 11-8 7-4 3-0	AM2904 REGSEL AM2910	CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE CONSTANT RA RB INSTR	Q#XX B#1 B#1 B#01 H#3 B#1	; no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;command enable ;memory write ;don't set breakpoint ;not used ;not used ;memory address in R7 ;data destination R4 ;continue

RESULTING MICROWORD: OOC4 3FD4 F74E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=R7 and RB=R4. The function (bits 32-35) is a pass through since the ALU is only to put the data on the Y bus. The command field is enabled to write to memory. The address to be written to is held in R7 and the contents to be written are in R4. The Am2910 is instructed to continue to the next sequential instruction. This operation writes the border value to the smoothed array in memory.

LINE NO.: 012E

OPERATION: INCRIMENT R1

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA		8#0 2#0 Q#0 X#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;incriment
31-30 29-24 23 22 21-20 19-16 15 14 13-12	4062WA	STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	Q#XX B#1 B#1 B#XX H#X B#1	<pre>;don't care ;don't care ;don't set breakpoint ;not used ;not used</pre>
11-8 7-4	REGSEL	RA RB	H#X H#1	;don't care ;RB=R1
3-0	AM2910			; continue
DEC. 4 TT	IC MICCOLION			

RESULTING MICROWORD: 0044 7FFF FF1E (X=1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R1 is the address that the next border value will be read from.

LINE NO.: 012F

OPERATION: INCRIMENT R7

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32	EOSESMA	OEY SOURCE	E#0 B#0 Q#0 H#4	;reg. spec. by pipeline ;enable Am29203 ;connect Y bus ;sources are regs. ;result to y & B-reg ;incriment
29-24 23 22 21-20 19-16 15 14 13-12 11-8 7-4	AM2904 REGSEL AM2910	STAT/TST CEU CEM	Q#XX B#1 B#1 B#XX H#X B#1 X B#XX H#X H#7	<pre>;don't latch micro stat ;don't latch macro stat ;don't care ;don't care ;don't set breakpoint ;not used ;not used ;don't care</pre>

RESULTING MICROWORD: 0044 7EFF FF7E (X-1)

COMMENTS:

Bits 45-47 declare the source registers to be in the pipeline. Therefore, bits 4-11 set RA=XX and RB=R4. The ALU source (bits 40-42) are these registers and the destination (bits 36-39) is RB=R7. The function (bits 32-35) is an incrment of the source register with the result being sent to RB=R7. The Am2910 is instructed to continue to the next sequential instruction. R7 is the address that the next border value will be stored into. This is the address of the smoothed array.

OPERATION: DEC. COUNTER, JUMP TO LOOPS IF >0

BITS	DEVICE	FIELD	VALUE	EXPLANATION
47-45 44 43 42-40 39-36 35-32		IEN	B#X B#X Q#X H#X	<pre>;don't care ;don't care ;don't care ;don't care ;don't care ;don't care ;don't care</pre>
29-24 23 22 21-20 19-16 15		CARRY STAT/TST CEU CEM CMDSHFT CMD BKPT SPARE	B#00 Q#XX B#1 B#1 B#XX H#X B#1	<pre>;no carry in ;don't care ;don't latch micro stat ;don't latch macro stat ;no command ;don't care ;don't set breakpoint ;not used</pre>
13-12 11-8 7-4	REGSEL	RA	H#X	<pre>;not used ;don't care ;don't care</pre>
3-0	0162WB	INSTR	H#8	;dec. counter, cont. >0

RESULTING MICROWORD: FFFF 3FFF FFF8 (X=1)

COMMENTS:

At this point, the a border value has been written to the smoothed array. This is to be done a total of six times. The counter is decrimented and tested for zero. If not yet zero, the sequencer loops back to address O12B(H). If it is zero, the sequencer continues to the next sequential instruction which is a breakpoint, i.e., the routine is halted.

LIST OF REF CES

- 1. Wilkinson, D. A., "Mappir the Earth in Bits and Bytes", <u>Defense/85</u>, p. 22, May 1985.
- 2. Defense Mapping Agency Hydrographic/Topographic Center Solicitation Number DMA800-86-R-0126, Information to Offerors or Quiters, January 1986.
- 3. Wilson, A. C., "Bring on the 90s", <u>The S. Klein</u> <u>Computer Graphics Review</u>, p. 21, Inaugural Issue.
- 4. Wilson, A. C., "Bring on the 90s", p. 14.
- 5. Siwolop, S., "Transputer Chips: Linchpins of a Mighty Supercomputer", <u>Business Week</u>, p. 47. 21 April, 1986.
- 6. <u>Am29203 Evaluation Board User's Guide</u>, p. 4-2, Advanced Micro Devices, Inc., 1986.

BIELICGRAPHY

- 1. White, D. E., <u>Eit-Slice Design: Controllers and <u>ALUs</u>, Garland STPM Press, 1981.</u>
- 2. <u>Bipplar Microprocessor and Interface Data</u>
 <u>Book</u>, Advanced Micro Devices Inc., 1985.
- 3. Gonzalez, R. C., <u>Digital Image Processing</u>, Addison-Wesley Publishing Company, 1977.
- 4. Pavlidis, T., <u>Algorithms for Graphics and Image Processing</u>, Computer Science Press, 1982.

INITIAL DISTRIBUTION LIST

		No. of Copies
1.	Library, Code 0142 Naval Postgraduate School Monterey, California 93943-5002	2
2.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22304-5145	2
3.	Department Chairman, Code 62 Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943	1
4.	Professor Chin-Hwa Lee, Code 62Le Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943	4
5.	Professor Mitchell Cotton, Code 62Cc Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943	1
6.	Commandant (G-PTE) U. S. Coast Guard 2100 Second St. S. W. Washington, D. C. 20593	2
7.	Commanding Officer U. S. Coast Guard Electronics Engineering Center P. O. Box 60 Wildwood, N. J. 08250-0060 Attn: LTJG M. B. Stewart	2

DT/C